Home
last modified time | relevance | path

Searched refs:LIBERO_SETTING_DDR_PLL_DIV_0_1 (Results 1 – 2 of 2) sorted by relevance

/hal_microchip-latest/mpfs/boards/icicle-kit-es/fpga_design_config/clocks/
Dhw_clk_ddr_pll.h90 #if !defined (LIBERO_SETTING_DDR_PLL_DIV_0_1)
92 #define LIBERO_SETTING_DDR_PLL_DIV_0_1 0x02000100UL macro
/hal_microchip-latest/mpfs/mpfs_hal/common/nwc/
Dmss_pll.c527 MSS_SCB_DDR_PLL->PLL_DIV_0_1 = LIBERO_SETTING_DDR_PLL_DIV_0_1; in ddr_pll_config()
560 LIBERO_SETTING_DDR_PLL_DIV_0_1; in ddr_pll_config()