Home
last modified time | relevance | path

Searched refs:ISH_SRAM_CTRL_CSFGR (Results 1 – 2 of 2) sorted by relevance

/hal_intel-latest/bsp_sedi/soc/intel_ish/pm/aon/
Daon_task.c405 #define BANK_DISABLE_STATUS(i) (read32(ISH_SRAM_CTRL_CSFGR) & (0x1 << ((i) + 4)))
409 (write32(ISH_SRAM_CTRL_CSFGR, \
410 (read32(ISH_SRAM_CTRL_CSFGR) & (~(0x1 << ((i) + 4))))))
414 (write32(ISH_SRAM_CTRL_CSFGR, \
415 (read32(ISH_SRAM_CTRL_CSFGR) | (0x1 << ((i) + 4)))))
675 sram_cfg_reg = read32(ISH_SRAM_CTRL_CSFGR); in handle_d0i2()
680 write32(ISH_SRAM_CTRL_CSFGR, sram_cfg_reg); in handle_d0i2()
733 sram_cfg_reg = read32(ISH_SRAM_CTRL_CSFGR); in handle_d0i3()
738 write32(ISH_SRAM_CTRL_CSFGR, sram_cfg_reg); in handle_d0i3()
/hal_intel-latest/bsp_sedi/soc/intel_ish/pm/
Dpm_regs.h192 #define ISH_SRAM_CTRL_CSFGR (ISH_SRAM_CTRL_BASE + 0x00) macro