Home
last modified time | relevance | path

Searched refs:MISC_ISH_ECC_ERR_SRESP (Results 1 – 2 of 2) sorted by relevance

/hal_intel-3.5.0/bsp_sedi/soc/intel_ish/pm/
Dpm_regs.h132 #define MISC_ISH_ECC_ERR_SRESP (DMA_MISC_BASE + 0x404) macro
/hal_intel-3.5.0/bsp_sedi/soc/intel_ish/pm/aon/
Daon_task.c761 write32(MISC_ISH_ECC_ERR_SRESP, 1); in handle_reset()