Home
last modified time | relevance | path

Searched refs:masterStatus (Results 1 – 3 of 3) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/drivers/source/
Dcy_scb_i2c.c145 context->masterStatus = 0UL; in Cy_SCB_I2C_Init()
232 context->masterStatus = 0UL; in Cy_SCB_I2C_Disable()
1196 return (context->masterStatus); in Cy_SCB_I2C_MasterGetStatus()
1273 context->masterStatus = CY_SCB_I2C_MASTER_BUSY; in Cy_SCB_I2C_MasterRead()
1374 if (0UL != (CY_SCB_I2C_MASTER_BUSY & context->masterStatus)) in Cy_SCB_I2C_MasterAbortRead()
1413 context->masterStatus = CY_SCB_I2C_MASTER_BUSY; in Cy_SCB_I2C_MasterAbortRead()
1500 context->masterStatus = CY_SCB_I2C_MASTER_BUSY; in Cy_SCB_I2C_MasterWrite()
1614 if (0UL != (CY_SCB_I2C_MASTER_BUSY & context->masterStatus)) in Cy_SCB_I2C_MasterAbortWrite()
1650 context->masterStatus = CY_SCB_I2C_MASTER_BUSY; in Cy_SCB_I2C_MasterAbortWrite()
2842 context->masterStatus |= CY_SCB_I2C_MASTER_ABORT_START; in Cy_SCB_I2C_MasterInterrupt()
[all …]
/hal_infineon-latest/mtb-pdl-cat1/drivers/include/
Dcy_scb_i2c.h597 volatile uint32_t masterStatus; /**< The master status */ member
/hal_infineon-latest/mtb-hal-cat1/source/
Dcyhal_i2c.c893 while ((CY_SCB_I2C_MASTER_BUSY & obj->context.masterStatus) && (timeout_us != 0)) in cyhal_i2c_abort_async()