Home
last modified time | relevance | path

Searched refs:mapping (Results 1 – 10 of 10) sorted by relevance

/hal_infineon-latest/mtb-hal-cat1/source/
Dcyhal_gpio.c361 cyhal_resource_pin_mapping_t mapping = cyhal_pin_map_peri_tr_io_output[i]; in cyhal_gpio_free() local
362 if(mapping.pin == pin) in cyhal_gpio_free()
463 cyhal_resource_pin_mapping_t mapping = cyhal_pin_map_peri_tr_io_output[i]; in cyhal_gpio_connect_digital() local
464 if(mapping.pin == pin) in cyhal_gpio_connect_digital()
466 Cy_GPIO_SetHSIOM(CYHAL_GET_PORTADDR(pin), CYHAL_GET_PIN(pin), mapping.hsiom); in cyhal_gpio_connect_digital()
469 … cyhal_dest_t dest = (cyhal_dest_t)(CYHAL_TRIGGER_PERI_TR_IO_OUTPUT0 + mapping.channel_num); in cyhal_gpio_connect_digital()
471 …cyhal_dest_t dest = (cyhal_dest_t)(CYHAL_TRIGGER_IOSS_PERI_TR_IO_OUTPUT_OUT0 + mapping.channel_num… in cyhal_gpio_connect_digital()
474 if(0u == mapping.block_num) in cyhal_gpio_connect_digital()
480 CY_ASSERT(1u == mapping.block_num); in cyhal_gpio_connect_digital()
484 dest = (cyhal_dest_t)(dest + mapping.channel_num); in cyhal_gpio_connect_digital()
[all …]
Dcyhal_quaddec.c150 cyhal_resource_pin_mapping_t mapping; in _cyhal_quaddec_connect_pin() local
156 mapping = cyhal_pin_map_tcpwm_tr_in[index]; in _cyhal_quaddec_connect_pin()
158 if (mapping.pin == pin) in _cyhal_quaddec_connect_pin()
161 Cy_GPIO_SetHSIOM(CYHAL_GET_PORTADDR(pin), CYHAL_GET_PIN(pin), mapping.hsiom); in _cyhal_quaddec_connect_pin()
176 (uint32_t)(mapping.channel_num) + 2); in _cyhal_quaddec_connect_pin()
185 (uint32_t)(mapping.channel_num) + 2); in _cyhal_quaddec_connect_pin()
194 (uint32_t)(mapping.channel_num) + 2); in _cyhal_quaddec_connect_pin()
Dcyhal_utils_impl.c54 cy_rslt_t _cyhal_utils_reserve_and_connect(const cyhal_resource_pin_mapping_t *mapping, uint8_t dri… in _cyhal_utils_reserve_and_connect() argument
56 cyhal_resource_inst_t pinRsc = _cyhal_utils_get_gpio_resource(mapping->pin); in _cyhal_utils_reserve_and_connect()
60 status = cyhal_connect_pin(mapping, drive_mode); in _cyhal_utils_reserve_and_connect()
Dcyhal_qspi.c334 …_t _cyhal_qspi_check_pin_and_reserve(const cyhal_resource_pin_mapping_t *mapping, uint8_t drive_mo… in _cyhal_qspi_check_pin_and_reserve() argument
339 cy_rslt_t result = _cyhal_utils_reserve_and_connect(mapping, drive_mode); in _cyhal_qspi_check_pin_and_reserve()
341 cy_rslt_t result = cyhal_connect_pin(mapping, drive_mode); in _cyhal_qspi_check_pin_and_reserve()
/hal_infineon-latest/mtb-pdl-cat1/drivers/include/
Dcy_flash.h1596 void Cy_Flashc_SetMain_Flash_Mapping(cy_en_maptype_t mapping);
1608 void Cy_Flashc_SetWork_Flash_Mapping(cy_en_maptype_t mapping);
2027 void Cy_Flashc_Dual_Bank_Mode_Enable(cy_en_flash_dual_bank_mapping_t mapping);
/hal_infineon-latest/mtb-pdl-cat1/drivers/source/
Dcy_flash.c1931 void Cy_Flashc_Dual_Bank_Mode_Enable(cy_en_flash_dual_bank_mapping_t mapping) in Cy_Flashc_Dual_Bank_Mode_Enable() argument
1934 _VAL2FLD(FLASHC_FLASH_CTL_BANK_MAPPING, mapping ));; in Cy_Flashc_Dual_Bank_Mode_Enable()
2047 void Cy_Flashc_SetMain_Flash_Mapping(cy_en_maptype_t mapping) in Cy_Flashc_SetMain_Flash_Mapping() argument
2050 FLASHC_FLASH_CTL |= _VAL2FLD(FLASHC_V2_FLASH_CTL_MAIN_MAP, mapping); in Cy_Flashc_SetMain_Flash_Mapping()
2063 void Cy_Flashc_SetWork_Flash_Mapping(cy_en_maptype_t mapping) in Cy_Flashc_SetWork_Flash_Mapping() argument
2066 FLASHC_FLASH_CTL |= _VAL2FLD(FLASHC_V2_FLASH_CTL_WORK_MAP, mapping); in Cy_Flashc_SetWork_Flash_Mapping()
Dcy_flash_v2.c1576 void Cy_Flashc_SetMain_Flash_Mapping(cy_en_maptype_t mapping) in Cy_Flashc_SetMain_Flash_Mapping() argument
1579 FLASHC_FLASH_CTL |= _VAL2FLD(FLASHC_FLASH_CTL_MAIN_MAP, mapping); in Cy_Flashc_SetMain_Flash_Mapping()
1592 void Cy_Flashc_SetWork_Flash_Mapping(cy_en_maptype_t mapping) in Cy_Flashc_SetWork_Flash_Mapping() argument
1595 FLASHC_FLASH_CTL |= _VAL2FLD(FLASHC_FLASH_CTL_WORK_MAP, mapping); in Cy_Flashc_SetWork_Flash_Mapping()
/hal_infineon-latest/mtb-hal-cat1/include_pvt/
Dcyhal_utils_impl.h72 cy_rslt_t _cyhal_utils_reserve_and_connect(const cyhal_resource_pin_mapping_t *mapping, uint8_t dri…
/hal_infineon-latest/mtb-template-cat1/files/templates/cat1c/COMPONENT_MTB/COMPONENT_CM0P/TOOLCHAIN_IAR/
Dstartup_cm0plus.s303 … ; Traveo II CPU User Interrupts 0-7 handlers are defined in the project interrupt mapping file
/hal_infineon-latest/mtb-hal-cat1/
DREADME.md37 … compile-time dependent on device-specific data structures (for example, mapping pins to periphera…