Home
last modified time | relevance | path

Searched refs:kiInt (Results 1 – 2 of 2) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/drivers/include/
Dcy_sysclk.h2531 …uint32_t kiInt; /**< CONFIG5 register, Gain of P/I loop filter inte… member
2543 …uint32_t kiInt; /**< CONFIG5 register, KI_INT bits, only for CAT1B(… member
/hal_infineon-latest/mtb-pdl-cat1/drivers/source/
Dcy_sysclk_v2.c4663 manualConfig.lpPllCfg->kiInt = CY_SYSCLK_DPLL_LP_CONFIG5_KI_INT; in Cy_SysClk_DpllLpConfigure()
4737 _VAL2FLD(CLK_DPLL_LP_CONFIG5_KI_INT, config->lpPllCfg->kiInt) | in Cy_SysClk_DpllLpManualConfigure()
4752 _VAL2FLD(CLK_DPLL_LP_CONFIG5_KI_INT, config->lpPllCfg->kiInt) | in Cy_SysClk_DpllLpManualConfigure()
4828 config->lpPllCfg->kiInt = (uint8_t)_FLD2VAL(CLK_DPLL_LP_CONFIG5_KI_INT, tempReg); in Cy_SysClk_DpllLpGetConfiguration()
4834 config->lpPllCfg->kiInt = (uint8_t)_FLD2VAL(CLK_DPLL_LP_CONFIG6_KI_FRACT, tempReg); in Cy_SysClk_DpllLpGetConfiguration()
4840 config->lpPllCfg->kiInt = (uint8_t)_FLD2VAL(CLK_DPLL_LP_CONFIG7_KI_SSCG, tempReg); in Cy_SysClk_DpllLpGetConfiguration()