Home
last modified time | relevance | path

Searched refs:dataRateHz (Results 1 – 5 of 5) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/device-info/personalities_9.0/peripheral/
Di2c_solver-2.0.tcl98 set dataRateHz [lindex $::argv $::ARG_IDX_DATA_RATE_HZ]
100 if {![string is integer $dataRateHz] || ![string is integer $scbClockHz]} {
101 … error "Unable to parse argument values: either $dataRateHz or $scbClockHz is not an integer."
104 return [master_set_data_rate $dataRateHz $scbClockHz]
114 proc master_set_data_rate {dataRateHz scbClockHz} {
124 if {$dataRateHz == 0} {
127 if {$dataRateHz <= $::I2C_DATA_RATE_STD} {
134 } elseif {$dataRateHz <= $::I2C_DATA_RATE_FST} {
141 } elseif {$dataRateHz <= $::I2C_DATA_RATE_FSTP} {
186 … while {($actualDataRateHz > $dataRateHz) && (($lowPhase + $highPhase) < $::I2C_DUTY_CYCLE_MAX)} {
/hal_infineon-latest/mtb-pdl-cat1/device-info/personalities_8.0/peripheral/
Di2c_solver-2.0.tcl98 set dataRateHz [lindex $::argv $::ARG_IDX_DATA_RATE_HZ]
100 if {![string is integer $dataRateHz] || ![string is integer $scbClockHz]} {
101 … error "Unable to parse argument values: either $dataRateHz or $scbClockHz is not an integer."
104 return [master_set_data_rate $dataRateHz $scbClockHz]
114 proc master_set_data_rate {dataRateHz scbClockHz} {
124 if {$dataRateHz == 0} {
127 if {$dataRateHz <= $::I2C_DATA_RATE_STD} {
134 } elseif {$dataRateHz <= $::I2C_DATA_RATE_FST} {
141 } elseif {$dataRateHz <= $::I2C_DATA_RATE_FSTP} {
186 … while {($actualDataRateHz > $dataRateHz) && (($lowPhase + $highPhase) < $::I2C_DUTY_CYCLE_MAX)} {
/hal_infineon-latest/mtb-pdl-cat1/device-info/personalities/peripheral/
Di2c_solver-2.0.tcl98 set dataRateHz [lindex $::argv $::ARG_IDX_DATA_RATE_HZ]
100 if {![string is integer $dataRateHz] || ![string is integer $scbClockHz]} {
101 … error "Unable to parse argument values: either $dataRateHz or $scbClockHz is not an integer."
104 return [master_set_data_rate $dataRateHz $scbClockHz]
114 proc master_set_data_rate {dataRateHz scbClockHz} {
124 if {$dataRateHz == 0} {
127 if {$dataRateHz <= $::I2C_DATA_RATE_STD} {
134 } elseif {$dataRateHz <= $::I2C_DATA_RATE_FST} {
141 } elseif {$dataRateHz <= $::I2C_DATA_RATE_FSTP} {
186 … while {($actualDataRateHz > $dataRateHz) && (($lowPhase + $highPhase) < $::I2C_DUTY_CYCLE_MAX)} {
/hal_infineon-latest/mtb-pdl-cat1/drivers/include/
Dcy_scb_i2c.h682 uint32_t Cy_SCB_I2C_SetDataRate(CySCB_Type *base, uint32_t dataRateHz, uint32_t scbClockHz);
1131 #define CY_SCB_I2C_IS_DATA_RATE_VALID(dataRateHz) ( ((dataRateHz) > 0UL) && \ argument
1132 ((dataRateHz) <= CY_SCB_I2C_FSTP_DATA_RATE) )
/hal_infineon-latest/mtb-pdl-cat1/drivers/source/
Dcy_scb_i2c.c548 uint32_t Cy_SCB_I2C_SetDataRate(CySCB_Type *base, uint32_t dataRateHz, uint32_t scbClockHz) in Cy_SCB_I2C_SetDataRate() argument
551 CY_ASSERT_L2(CY_SCB_I2C_IS_DATA_RATE_VALID(dataRateHz)); in Cy_SCB_I2C_SetDataRate()
574 if ((0U == dataRateHz) || (dataRateHz > CY_SCB_I2C_FSTP_DATA_RATE)) in Cy_SCB_I2C_SetDataRate()
578 else if (dataRateHz <= CY_SCB_I2C_STD_DATA_RATE) in Cy_SCB_I2C_SetDataRate()
590 else if (dataRateHz <= CY_SCB_I2C_FST_DATA_RATE) in Cy_SCB_I2C_SetDataRate()
657 … while ((actualDataRateHz > dataRateHz) && ((lowPhase + highPhase) < CY_SCB_I2C_DUTY_CYCLE_MAX)) in Cy_SCB_I2C_SetDataRate()