Home
last modified time | relevance | path

Searched refs:SCU_PLL_PLLCON1_K2DIV_Pos (Results 1 – 7 of 7) sorted by relevance

/hal_infineon-latest/XMCLib/devices/XMC4700/Source/
Dsystem_XMC4700.c539 (PLL_K2DIV_24MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) | in SystemCoreClockSetup()
580 (PLL_K2DIV_48MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) | in SystemCoreClockSetup()
586 (PLL_K2DIV_72MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) | in SystemCoreClockSetup()
592 (PLL_K2DIV_96MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) | in SystemCoreClockSetup()
598 (PLL_K2DIV_120MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) | in SystemCoreClockSetup()
604 (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) | in SystemCoreClockSetup()
713 kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1; in SystemCoreClockUpdate()
/hal_infineon-latest/XMCLib/devices/XMC4800/Source/
Dsystem_XMC4800.c596 (PLL_K2DIV_24MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) | in SystemCoreClockSetup()
639 (PLL_K2DIV_48MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) | in SystemCoreClockSetup()
650 (PLL_K2DIV_72MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) | in SystemCoreClockSetup()
661 (PLL_K2DIV_96MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) | in SystemCoreClockSetup()
672 (PLL_K2DIV_120MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) | in SystemCoreClockSetup()
683 (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) | in SystemCoreClockSetup()
812 kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1; in SystemCoreClockUpdate()
/hal_infineon-latest/XMCLib/devices/XMC4500/Source/
Dsystem_XMC4500.c477 (PLL_K2DIV_0 << SCU_PLL_PLLCON1_K2DIV_Pos) | in SystemCoreClockSetup()
524 (PLL_K2DIV_1 << SCU_PLL_PLLCON1_K2DIV_Pos) | in SystemCoreClockSetup()
535 (PLL_K2DIV_2 << SCU_PLL_PLLCON1_K2DIV_Pos) | in SystemCoreClockSetup()
546 (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) | in SystemCoreClockSetup()
663 kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1; in SystemCoreClockUpdate()
/hal_infineon-latest/XMCLib/drivers/src/
Dxmc4_scu.c705 … (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1UL); in XMC_SCU_CLOCK_GetSystemPllClockFrequency()
1691 ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) | in XMC_SCU_CLOCK_StartSystemPll()
1754 ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos)); in XMC_SCU_CLOCK_StepSystemPllFrequency()
/hal_infineon-latest/XMCLib/devices/XMC4500/Include/
DXMC4500.h5305 #define SCU_PLL_PLLCON1_K2DIV_Pos (16UL) /*!< SCU_PLL PLLCON1: K2DIV… macro
/hal_infineon-latest/XMCLib/devices/XMC4700/Include/
DXMC4700.h5640 #define SCU_PLL_PLLCON1_K2DIV_Pos (16UL) /*!< SCU_PLL PLLCON1: K2DIV… macro
/hal_infineon-latest/XMCLib/devices/XMC4800/Include/
DXMC4800.h5872 #define SCU_PLL_PLLCON1_K2DIV_Pos (16UL) /*!< SCU_PLL PLLCON1: K2DIV… macro