Home
last modified time | relevance | path

Searched refs:SCB_INTR_TX_MASK (Results 1 – 8 of 8) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/drivers/source/
Dcy_scb_ezi2c.c121 SCB_INTR_TX_MASK(base) = 0UL; in Cy_SCB_EZI2C_Init()
172 SCB_INTR_TX_MASK(base) = 0UL; in Cy_SCB_EZI2C_DeInit()
Dcy_scb_spi.c177 SCB_INTR_TX_MASK(base) = (config->txFifoIntEnableMask & CY_SCB_SPI_TX_INTR_MASK); in Cy_SCB_SPI_Init()
242 SCB_INTR_TX_MASK(base) = 0UL; in Cy_SCB_SPI_DeInit()
Dcy_scb_uart.c369 SCB_INTR_TX_MASK(base) = (config->txFifoIntEnableMask & CY_SCB_UART_TX_INTR_MASK); in Cy_SCB_UART_Init()
435 SCB_INTR_TX_MASK(base) = 0UL; in Cy_SCB_UART_DeInit()
Dcy_scb_i2c.c133 SCB_INTR_TX_MASK(base) = 0UL; in Cy_SCB_I2C_Init()
195 SCB_INTR_TX_MASK(base) = 0UL; in Cy_SCB_I2C_DeInit()
/hal_infineon-latest/mtb-pdl-cat1/drivers/include/
Dcy_scb_common.h1365 SCB_INTR_TX_MASK(base) = interruptMask; in Cy_SCB_SetTxInterruptMask()
1386 return (SCB_INTR_TX_MASK(base)); in Cy_SCB_GetTxInterruptMask()
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dcy_device.h1843 #define SCB_INTR_TX_MASK(base) (((CySCB_Type*) (base))->INTR_TX_MASK) macro
1889 #define SCB_INTR_TX_MASK(base) (((CySCB_V1_Type*) (base))->INTR_TX_MASK) macro
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/
Dcy_device.h2270 #define SCB_INTR_TX_MASK(base) (((CySCB_Type*) (base))->INTR_TX_MASK) macro
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1B/include/
Dcy_device.h636 #define SCB_INTR_TX_MASK(base) (((CySCB_Type*) (base))->INTR_TX_MASK) macro