Home
last modified time | relevance | path

Searched refs:ROM_CTL (Results 1 – 6 of 6) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/source/
Dcy_device.c150 /* cpussRomCtl */ (uint16_t)offsetof(CPUSS_V1_Type, ROM_CTL),
271 /* cpussRomCtl */ (uint16_t)offsetof(CPUSS_V2_Type, ROM_CTL),
391 /* cpussRomCtl */ (uint16_t)offsetof(CPUSS_V2_Type, ROM_CTL),
511 /* cpussRomCtl */ (uint16_t)offsetof(CPUSS_V2_Type, ROM_CTL),
632 /* cpussRomCtl */ (uint16_t)offsetof(CPUSS_V2_Type, ROM_CTL),
753 /* cpussRomCtl */ (uint16_t)offsetof(CPUSS_V2_Type, ROM_CTL),
880 /* cpussRomCtl */ (uint16_t)offsetof(CPUSS_V2_Type, ROM_CTL),
1000 /* cpussRomCtl */ (uint16_t)offsetof(CPUSS_Type, ROM_CTL),
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/ip/
Dcyip_cpuss.h78 __IOM uint32_t ROM_CTL; /*!< 0x000001D0 ROM control */ member
Dcyip_cpuss_v2.h95 __IOM uint32_t ROM_CTL; /*!< 0x000013C4 ROM control */ member
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/ip/
Dcyip_cpuss.h105 __IOM uint32_t ROM_CTL; /*!< 0x000013C4 ROM control */ member
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dtviibe_remaps.h1128 __IOM uint32_t ROM_CTL; /*!< 0x000001D0 ROM control */ member
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/
Dcy_device.h528 #define CPUSS_ROM_CTL ((((CPUSS_Type *)(CPUSS_BASE))->ROM_CTL))