Home
last modified time | relevance | path

Searched refs:PERI_GR_PPU_SL_CPUSS_BASE (Results 1 – 25 of 69) sorted by relevance

123

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dcy8c6136fdi_f42.h348 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
476 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6137bzi_f14.h345 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
473 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6336lqi_blf42.h348 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
476 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6337bzi_blf13.h345 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
473 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6016bzi_f04.h345 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
473 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6036bzi_f04.h345 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
473 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6117fdi_f02.h345 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
473 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6136bzi_f14.h345 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
473 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6136fti_f42.h348 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
476 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6137fdi_f02.h345 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
473 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6316bzi_blf03.h345 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
473 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6316bzi_blf04.h348 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
476 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6336bzi_blf03.h345 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
473 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6336bzi_blf04.h348 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
476 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6336lqi_blf02.h345 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
473 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6146bti_f54.h354 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
482 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6147bti_f54.h354 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
482 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6347fmi_bud13.h573 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
701 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c68237bz_ble.h567 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
695 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6246bzi_d04.h570 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
698 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c68237fm_ble.h567 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
695 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6247bzi_d44.h573 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
701 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6347bzi_bld43.h573 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
701 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6347bzi_bld44.h576 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
704 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …
Dcy8c6347fmi_bld13.h570 #define PERI_GR_PPU_SL_CPUSS_BASE 0x40200040UL macro
698 #define PERI_GR_PPU_SL_CPUSS ((PERI_GR_PPU_SL_Type*) PERI_GR_PPU_SL_CPUSS_BASE) …

123