Home
last modified time | relevance | path

Searched refs:P8_2_TCPWM0_LINE_COMPL20 (Results 1 – 25 of 32) sorted by relevance

12

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dgpio_tviibe1m_80_lqfp.h834 P8_2_TCPWM0_LINE_COMPL20 = 9, /* Digital Active - tcpwm[0].line_compl[20]:0 */ enumerator
Dgpio_tviibe2m_80_lqfp.h841 P8_2_TCPWM0_LINE_COMPL20 = 9, /* Digital Active - tcpwm[0].line_compl[20]:0 */ enumerator
Dgpio_tviibe4m_80_lqfp.h841 P8_2_TCPWM0_LINE_COMPL20 = 9, /* Digital Active - tcpwm[0].line_compl[20]:0 */ enumerator
Dgpio_tviibe1m_100_lqfp.h961 P8_2_TCPWM0_LINE_COMPL20 = 9, /* Digital Active - tcpwm[0].line_compl[20]:0 */ enumerator
Dgpio_tviibe2m_100_lqfp.h973 P8_2_TCPWM0_LINE_COMPL20 = 9, /* Digital Active - tcpwm[0].line_compl[20]:0 */ enumerator
Dgpio_tviibe4m_100_lqfp.h973 P8_2_TCPWM0_LINE_COMPL20 = 9, /* Digital Active - tcpwm[0].line_compl[20]:0 */ enumerator
Dgpio_tviibe1m_144_lqfp.h1356 P8_2_TCPWM0_LINE_COMPL20 = 9, /* Digital Active - tcpwm[0].line_compl[20]:0 */ enumerator
Dgpio_tviibe2m_144_lqfp.h1376 P8_2_TCPWM0_LINE_COMPL20 = 9, /* Digital Active - tcpwm[0].line_compl[20]:0 */ enumerator
Dgpio_tviibe4m_144_lqfp.h1376 P8_2_TCPWM0_LINE_COMPL20 = 9, /* Digital Active - tcpwm[0].line_compl[20]:0 */ enumerator
Dgpio_tviibe1m_176_lqfp.h1608 P8_2_TCPWM0_LINE_COMPL20 = 9, /* Digital Active - tcpwm[0].line_compl[20]:0 */ enumerator
Dgpio_tviibe4m_176_lqfp.h1632 P8_2_TCPWM0_LINE_COMPL20 = 9, /* Digital Active - tcpwm[0].line_compl[20]:0 */ enumerator
Dgpio_tviibe2m_176_lqfp.h1632 P8_2_TCPWM0_LINE_COMPL20 = 9, /* Digital Active - tcpwm[0].line_compl[20]:0 */ enumerator
/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_tviibe2m_80_lqfp.c586 {0u, 20u, P8_2, P8_2_TCPWM0_LINE_COMPL20},
Dcyhal_tviibe4m_80_lqfp.c586 {0u, 20u, P8_2, P8_2_TCPWM0_LINE_COMPL20},
Dcyhal_tviibe1m_80_lqfp.c550 {0u, 20u, P8_2, P8_2_TCPWM0_LINE_COMPL20},
Dcyhal_tviibe1m_100_lqfp.c626 {0u, 20u, P8_2, P8_2_TCPWM0_LINE_COMPL20},
Dcyhal_tviibe2m_100_lqfp.c670 {0u, 20u, P8_2, P8_2_TCPWM0_LINE_COMPL20},
Dcyhal_tviibe4m_100_lqfp.c670 {0u, 20u, P8_2, P8_2_TCPWM0_LINE_COMPL20},
Dcyhal_tviibe1m_144_lqfp.c804 {0u, 20u, P8_2, P8_2_TCPWM0_LINE_COMPL20},
Dcyhal_tviibe2m_144_lqfp.c865 {0u, 20u, P8_2, P8_2_TCPWM0_LINE_COMPL20},
Dcyhal_tviibe4m_144_lqfp.c865 {0u, 20u, P8_2, P8_2_TCPWM0_LINE_COMPL20},
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/
Dgpio_xmc7100_100_teqfp.h981 P8_2_TCPWM0_LINE_COMPL20 = 9, /* Digital Active - tcpwm[0].line_compl[20]:0 */ enumerator
Dgpio_xmc7100_144_teqfp.h1388 P8_2_TCPWM0_LINE_COMPL20 = 9, /* Digital Active - tcpwm[0].line_compl[20]:0 */ enumerator
Dgpio_xmc7100_176_teqfp.h1663 P8_2_TCPWM0_LINE_COMPL20 = 9, /* Digital Active - tcpwm[0].line_compl[20]:0 */ enumerator
/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1C/source/pin_packages/
Dcyhal_xmc7100_100_teqfp.c883 {0u, 20u, P8_2, P8_2_TCPWM0_LINE_COMPL20},

12