Home
last modified time | relevance | path

Searched refs:P3_1_PERI_TR_IO_INPUT7 (Results 1 – 20 of 20) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dgpio_psoc6_03_68_qfn.h569 P3_1_PERI_TR_IO_INPUT7 = 24, /* Digital Active - peri.tr_io_input[7]:0 */ enumerator
Dgpio_psoc6_04_64_tqfp.h603 P3_1_PERI_TR_IO_INPUT7 = 24, /* Digital Active - peri.tr_io_input[7]:0 */ enumerator
Dgpio_psoc6_04_68_qfn.h609 P3_1_PERI_TR_IO_INPUT7 = 24, /* Digital Active - peri.tr_io_input[7]:0 */ enumerator
Dgpio_psoc6_03_100_tqfp.h611 P3_1_PERI_TR_IO_INPUT7 = 24, /* Digital Active - peri.tr_io_input[7]:0 */ enumerator
Dgpio_psoc6_04_80_m_csp.h666 P3_1_PERI_TR_IO_INPUT7 = 24, /* Digital Active - peri.tr_io_input[7]:0 */ enumerator
Dgpio_psoc6_04_80_tqfp.h652 P3_1_PERI_TR_IO_INPUT7 = 24, /* Digital Active - peri.tr_io_input[7]:0 */ enumerator
Dgpio_psoc6_02_68_qfn.h676 P3_1_PERI_TR_IO_INPUT7 = 24, /* Digital Active - peri.tr_io_input[7]:0 */ enumerator
Dgpio_psoc6_02_124_bga.h968 P3_1_PERI_TR_IO_INPUT7 = 24, /* Digital Active - peri.tr_io_input[7]:0 */ enumerator
Dgpio_psoc6_02_128_tqfp.h976 P3_1_PERI_TR_IO_INPUT7 = 24, /* Digital Active - peri.tr_io_input[7]:0 */ enumerator
Dgpio_psoc6_01_124_bga.h1050 P3_1_PERI_TR_IO_INPUT7 = 24, /* Digital Active - peri.tr_io_input[7]:0 */ enumerator
/hal_infineon-latest/mtb-hal-cat1/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_psoc6_03_68_qfn.c138 {0u, 7u, P3_1, P3_1_PERI_TR_IO_INPUT7},
Dcyhal_psoc6_03_100_tqfp.c145 {0u, 7u, P3_1, P3_1_PERI_TR_IO_INPUT7},
Dcyhal_psoc6_04_80_m_csp.c173 {0u, 7u, P3_1, P3_1_PERI_TR_IO_INPUT7},
Dcyhal_psoc6_04_64_tqfp.c173 {0u, 7u, P3_1, P3_1_PERI_TR_IO_INPUT7},
Dcyhal_psoc6_04_80_tqfp.c173 {0u, 7u, P3_1, P3_1_PERI_TR_IO_INPUT7},
Dcyhal_psoc6_04_68_qfn.c171 {0u, 7u, P3_1, P3_1_PERI_TR_IO_INPUT7},
Dcyhal_psoc6_02_68_qfn.c176 {0u, 7u, P3_1, P3_1_PERI_TR_IO_INPUT7},
Dcyhal_psoc6_01_124_bga.c315 {0u, 7u, P3_1, P3_1_PERI_TR_IO_INPUT7},
Dcyhal_psoc6_02_124_bga.c201 {0u, 7u, P3_1, P3_1_PERI_TR_IO_INPUT7},
Dcyhal_psoc6_02_128_tqfp.c201 {0u, 7u, P3_1, P3_1_PERI_TR_IO_INPUT7},