Home
last modified time | relevance | path

Searched refs:DeepSleep (Results 1 – 12 of 12) sorted by relevance

/hal_infineon-latest/abstraction-rtos/
DRELEASE.md26 … FreeRTOS: On devices that support DeepSleep, allow the application to specify a separate latency …
28 …On devices that support DeepSleep-RAM, allow the application to specify a separate latency value f…
29 * FreeRTOS: Simplify flow for storing and restoring context during entry/exit from DeepSleep-RAM.
37 * FreeRTOS: When DeepSleep is locked, the default idle loop will attempt to enter Sleep instead.
38 * FreeRTOS: Add pre-production support for warm-boot after wake from DeepSleep-RAM power state (cur…
/hal_infineon-latest/mtb-template-cat1/files/templates/cat1c/COMPONENT_MTB/COMPONENT_CM0P/TOOLCHAIN_IAR/
Dstartup_cm0plus.s121 …DCD DefaultInt_Handler ; DeepSleep CPU User Interrupt #0 ; updated in RAM vector …
122 …DCD DefaultInt_Handler ; DeepSleep CPU User Interrupt #1 ; updated in RAM vector …
123 DCD CM0P_CpuIntr2_Handler ; DeepSleep CPU User Interrupt #2
124 DCD CM0P_CpuIntr3_Handler ; DeepSleep CPU User Interrupt #3
125 DCD CM0P_CpuIntr4_Handler ; DeepSleep CPU User Interrupt #4
126 DCD CM0P_CpuIntr5_Handler ; DeepSleep CPU User Interrupt #5
127 DCD CM0P_CpuIntr6_Handler ; DeepSleep CPU User Interrupt #6
128 DCD CM0P_CpuIntr7_Handler ; DeepSleep CPU User Interrupt #7
/hal_infineon-latest/mtb-template-cat1/
DRELEASE.md19 * Add pre-production support for DeepSleep-RAM warm-boot on CAT1B devices.
/hal_infineon-latest/mtb-pdl-cat1/drivers/include/
Dcy_flash_srom.h416 uint32_t DeepSleep : 1; member
430 uint32_t DeepSleep : 1; member
/hal_infineon-latest/mtb-template-cat1/files/templates/cat1a/COMPONENT_MTB/COMPONENT_CM4/TOOLCHAIN_ARM/
Dstartup_psoc6_04_cm4.s77 … DCD scb_6_interrupt_IRQHandler ; Serial Communication Block #6 (DeepSleep capable)
Dstartup_psoc6_01_cm4.s77 … DCD scb_8_interrupt_IRQHandler ; Serial Communication Block #8 (DeepSleep capable)
Dstartup_psoc6_03_cm4.s77 … DCD scb_6_interrupt_IRQHandler ; Serial Communication Block #6 (DeepSleep capable)
Dstartup_psoc6_02_cm4.s77 … DCD scb_8_interrupt_IRQHandler ; Serial Communication Block #8 (DeepSleep capable)
/hal_infineon-latest/mtb-template-cat1/files/templates/cat1a/COMPONENT_MTB/COMPONENT_CM4/TOOLCHAIN_IAR/
Dstartup_psoc6_01_cm4.s102 … DCD scb_8_interrupt_IRQHandler ; Serial Communication Block #8 (DeepSleep capable)
Dstartup_psoc6_03_cm4.s102 … DCD scb_6_interrupt_IRQHandler ; Serial Communication Block #6 (DeepSleep capable)
Dstartup_psoc6_04_cm4.s102 … DCD scb_6_interrupt_IRQHandler ; Serial Communication Block #6 (DeepSleep capable)
Dstartup_psoc6_02_cm4.s102 … DCD scb_8_interrupt_IRQHandler ; Serial Communication Block #8 (DeepSleep capable)