Home
last modified time | relevance | path

Searched refs:CY_SCB_RX_INTR_LEVEL (Results 1 – 6 of 6) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/drivers/source/
Dcy_scb_spi.c709 Cy_SCB_SetRxInterruptMask(base, CY_SCB_RX_INTR_LEVEL); in Cy_SCB_SPI_Transfer()
723 Cy_SCB_SetRxInterruptMask(base, CY_SCB_RX_INTR_LEVEL | CY_SCB_RX_INTR_OVERFLOW); in Cy_SCB_SPI_Transfer()
880 Cy_SCB_SetRxInterruptMask(base, CY_SCB_RX_INTR_LEVEL); in Cy_SCB_SPI_Transfer_Buffer()
894 Cy_SCB_SetRxInterruptMask(base, CY_SCB_RX_INTR_LEVEL | CY_SCB_RX_INTR_OVERFLOW); in Cy_SCB_SPI_Transfer_Buffer()
1088 if (0UL != (CY_SCB_RX_INTR_LEVEL & Cy_SCB_GetRxInterruptStatusMasked(base))) in Cy_SCB_SPI_Interrupt()
1092 Cy_SCB_ClearRxInterrupt(base, CY_SCB_RX_INTR_LEVEL); in Cy_SCB_SPI_Interrupt()
1180 …SCB_SetRxInterruptMask(base, (Cy_SCB_GetRxInterruptMask(base) & (uint32_t) ~CY_SCB_RX_INTR_LEVEL)); in HandleReceive()
Dcy_scb_ezi2c.c813 Cy_SCB_SetRxInterrupt (base, CY_SCB_RX_INTR_LEVEL); in Cy_SCB_EZI2C_Interrupt()
814 Cy_SCB_SetRxInterruptMask(base, CY_SCB_RX_INTR_LEVEL); in Cy_SCB_EZI2C_Interrupt()
819 if (0UL != (CY_SCB_RX_INTR_LEVEL & Cy_SCB_GetRxInterruptStatusMasked(base))) in Cy_SCB_EZI2C_Interrupt()
823 Cy_SCB_ClearRxInterrupt(base, CY_SCB_RX_INTR_LEVEL); in Cy_SCB_EZI2C_Interrupt()
913 Cy_SCB_ClearRxInterrupt(base, CY_SCB_RX_INTR_LEVEL); in HandleAddress()
976 Cy_SCB_SetRxInterruptMask(base, CY_SCB_RX_INTR_LEVEL); in HandleAddress()
Dcy_scb_i2c.c1335 Cy_SCB_SetRxInterruptMask (base, CY_SCB_RX_INTR_LEVEL); in Cy_SCB_I2C_MasterRead()
2055 Cy_SCB_ClearRxInterrupt(base, CY_SCB_RX_INTR_NOT_EMPTY | CY_SCB_RX_INTR_LEVEL); in Cy_SCB_I2C_MasterReadByte()
2241 Cy_SCB_SetRxInterrupt (base, CY_SCB_RX_INTR_LEVEL); in Cy_SCB_I2C_SlaveInterrupt()
2242 Cy_SCB_SetRxInterruptMask(base, CY_SCB_RX_INTR_LEVEL); in Cy_SCB_I2C_SlaveInterrupt()
2248 if (0UL != (CY_SCB_RX_INTR_LEVEL & Cy_SCB_GetRxInterruptStatusMasked(base))) in Cy_SCB_I2C_SlaveInterrupt()
2252 Cy_SCB_ClearRxInterrupt(base, CY_SCB_RX_INTR_LEVEL); in Cy_SCB_I2C_SlaveInterrupt()
2454 Cy_SCB_ClearRxInterrupt(base, CY_SCB_RX_INTR_LEVEL); in SlaveHandleAddress()
2505 Cy_SCB_SetRxInterruptMask(base, CY_SCB_RX_INTR_LEVEL); in SlaveHandleAddress()
2766 Cy_SCB_ClearRxInterrupt(base, CY_SCB_RX_INTR_LEVEL); in SlaveHandleStop()
2861 Cy_SCB_ClearRxInterrupt(base, CY_SCB_RX_INTR_LEVEL); in Cy_SCB_I2C_MasterInterrupt()
[all …]
Dcy_scb_uart.c688 Cy_SCB_SetRxInterruptMask(base, CY_SCB_RX_INTR_LEVEL); in Cy_SCB_UART_StartRingBuffer()
934 Cy_SCB_SetRxInterruptMask(base, CY_SCB_RX_INTR_LEVEL); in Cy_SCB_UART_Receive()
1358 if (0UL != (CY_SCB_RX_INTR_LEVEL & Cy_SCB_GetRxInterruptStatusMasked(base))) in Cy_SCB_UART_Interrupt()
1372 Cy_SCB_ClearRxInterrupt(base, CY_SCB_RX_INTR_LEVEL); in Cy_SCB_UART_Interrupt()
1486 Cy_SCB_SetRxInterruptMask(base, CY_SCB_RX_INTR_LEVEL); in HandleDataReceive()
/hal_infineon-latest/mtb-pdl-cat1/drivers/include/
Dcy_scb_common.h563 #define CY_SCB_RX_INTR_LEVEL SCB_INTR_RX_TRIGGER_Msk macro
816 #define CY_SCB_RX_INTR_MASK (CY_SCB_RX_INTR_LEVEL | CY_SCB_RX_INTR_NOT_EMPTY | CY_S…
Dcy_scb_uart.h925 #define CY_SCB_UART_RX_INTR (CY_SCB_RX_INTR_LEVEL | CY_SCB_RX_INTR_OVERFLOW | CY_SCB_RX_INTR…