Home
last modified time | relevance | path

Searched refs:CPUSS_TRIM_RAM_CTL_WC_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/drivers/source/
Dcy_syspm.c222 #define CPUSS_TRIM_RAM_CTL_WC_MASK (0x3UL << 10U) macro
2331 uint32_t trimRamCheckVal = (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_WC_MASK); in IsVoltageChangePossible()
2341 CPUSS_TRIM_RAM_CTL &= ~CPUSS_TRIM_RAM_CTL_WC_MASK; in IsVoltageChangePossible()
2342 CPUSS_TRIM_RAM_CTL |= ((~trimRamCheckVal) & CPUSS_TRIM_RAM_CTL_WC_MASK); in IsVoltageChangePossible()
2344 retVal = (trimRamCheckVal != (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_WC_MASK)); in IsVoltageChangePossible()
Dcy_syspm_v2.c175 #define CPUSS_TRIM_RAM_CTL_WC_MASK (0x3UL << 10U) macro
2497 uint32_t trimRamCheckVal = (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_WC_MASK); in IsVoltageChangePossible()
2499 CPUSS_TRIM_RAM_CTL &= ~CPUSS_TRIM_RAM_CTL_WC_MASK; in IsVoltageChangePossible()
2500 CPUSS_TRIM_RAM_CTL |= ((~trimRamCheckVal) & CPUSS_TRIM_RAM_CTL_WC_MASK); in IsVoltageChangePossible()
2502 retVal = (trimRamCheckVal != (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_WC_MASK)); in IsVoltageChangePossible()