Home
last modified time | relevance | path

Searched refs:CPUSS_RAM2_PWR_CTL_PWR_MODE_Pos (Results 1 – 3 of 3) sorted by relevance

/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/ip/
Dcyip_cpuss.h248 #define CPUSS_RAM2_PWR_CTL_PWR_MODE_Pos 0UL macro
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/ip/
Dcyip_cpuss.h442 #define CPUSS_RAM2_PWR_CTL_PWR_MODE_Pos 0UL macro
/hal_infineon-latest/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dtviibe_remaps.h1373 #define CPUSS_RAM2_PWR_CTL_PWR_MODE_Pos CPUSS_V2_RAM2_PWR_CTL_PWR_MODE_Pos … macro