Home
last modified time | relevance | path

Searched refs:inputFreq (Results 1 – 5 of 5) sorted by relevance

/hal_infineon-3.7.0/mtb-pdl-cat1/drivers/source/
Dcy_sysclk_v2.c2885 cy_en_sysclk_status_t Cy_SysClk_FllConfigure(uint32_t inputFreq, uint32_t outputFreq, cy_en_fll_pll… in Cy_SysClk_FllConfigure() argument
2892 (outputFreq < ((inputFreq * 11UL) / 10UL ))) /* check output/input frequency ratio */ in Cy_SysClk_FllConfigure()
2921 …config.refDiv = wcoSource ? 19U : (uint16_t)CY_SYSLIB_DIV_ROUNDUP((uint64_t)inputFreq * 250ULL, (u… in Cy_SysClk_FllConfigure()
2925 … (uint32_t)CY_SYSLIB_DIV_ROUNDUP((uint64_t)ccoFreq * (uint64_t)config.refDiv, (uint64_t)inputFreq); in Cy_SysClk_FllConfigure()
2941 … ki_p = (uint32_t)CY_SYSLIB_DIV_ROUND(850ULL * CY_SYSCLK_FLL_INT_COEF * inputFreq, (uint64_t)kcco … in Cy_SysClk_FllConfigure()
2999 … uint64_t fref = CY_SYSLIB_DIV_ROUND(6000ULL * (uint64_t)inputFreq, (uint64_t)config.refDiv); in Cy_SysClk_FllConfigure()
3000 uint32_t divval = CY_SYSLIB_DIV_ROUNDUP(inputFreq, 1000000UL); in Cy_SysClk_FllConfigure()
3018 CY_UNUSED_PARAMETER(inputFreq); /* Suppress a compiler warning about unused variables */ in Cy_SysClk_FllConfigure()
3384 …if (((config->inputFreq) < CY_SYSCLK_PLL400M_MIN_IN_FREQ) || (CY_SYSCLK_PLL400M_MAX_IN_FREQ < (… in Cy_SysClk_Pll400MConfigure()
3410 … uint32_t fvco = (uint32_t)(((uint64_t)(config->inputFreq) * (uint64_t)p) / (uint64_t)q); in Cy_SysClk_Pll400MConfigure()
[all …]
Dcy_sysclk.c1466 cy_en_sysclk_status_t Cy_SysClk_FllConfigure(uint32_t inputFreq, uint32_t outputFreq, cy_en_fll_pll… in Cy_SysClk_FllConfigure() argument
1472 (((outputFreq * 5UL) / inputFreq) < 11UL)) /* check output/input frequency ratio */ in Cy_SysClk_FllConfigure()
1501 …config.refDiv = wcoSource ? 19U : (uint16_t)CY_SYSLIB_DIV_ROUNDUP((uint64_t)inputFreq * 250ULL, (u… in Cy_SysClk_FllConfigure()
1505 … (uint32_t)CY_SYSLIB_DIV_ROUNDUP((uint64_t)ccoFreq * (uint64_t)config.refDiv, (uint64_t)inputFreq); in Cy_SysClk_FllConfigure()
1521 … ki_p = (uint32_t)CY_SYSLIB_DIV_ROUND(850ULL * CY_SYSCLK_FLL_INT_COEF * inputFreq, (uint64_t)kcco … in Cy_SysClk_FllConfigure()
1579 … uint64_t fref = CY_SYSLIB_DIV_ROUND(6000ULL * (uint64_t)inputFreq, (uint64_t)config.refDiv); in Cy_SysClk_FllConfigure()
1580 uint32_t divval = CY_SYSLIB_DIV_ROUNDUP(inputFreq, 1000000UL); in Cy_SysClk_FllConfigure()
1832 …if (((config->inputFreq) < CY_SYSCLK_PLL_MIN_IN_FREQ) || (CY_SYSCLK_PLL_MAX_IN_FREQ < (config->… in Cy_SysClk_PllConfigure()
1858 … uint32_t fvco = (uint32_t)(((uint64_t)(config->inputFreq) * (uint64_t)p) / (uint64_t)q); in Cy_SysClk_PllConfigure()
1866 uint32_t fout = ((p * config->inputFreq) / q) / out; in Cy_SysClk_PllConfigure()
/hal_infineon-3.7.0/mtb-pdl-cat1/drivers/include/
Dcy_sysclk.h1827 cy_en_sysclk_status_t Cy_SysClk_FllConfigure(uint32_t inputFreq, uint32_t outputFreq, cy_en_fll_pll…
2053 uint32_t inputFreq; /**< frequency of PLL source, in Hz */ member
/hal_infineon-3.7.0/mtb-hal-cat1/source/
Dcyhal_usb_dev.c247 cfg.inputFreq = CY_SYSCLK_IMO_FREQ; in _cyhal_usb_dev_init_pll()
Dcyhal_clock.c1739 .inputFreq = input_hz, in _cyhal_clock_set_frequency_pll()