Home
last modified time | relevance | path

Searched refs:extClk (Results 1 – 3 of 3) sorted by relevance

/hal_infineon-3.7.0/mtb-pdl-cat1/drivers/source/
Dcy_i2s.c73 _BOOL2FLD(I2S_CLOCK_CTL_CLOCK_SEL, config->extClk) | in Cy_I2S_Init()
78 _BOOL2FLD(I2S_CLOCK_CTL_CLOCK_SEL, config->extClk); in Cy_I2S_Init()
/hal_infineon-3.7.0/mtb-pdl-cat1/drivers/include/
Dcy_i2s.h330 … bool extClk; /**< 'false': internal clock, 'true': external clock. */ member
/hal_infineon-3.7.0/mtb-hal-cat1/source/
Dcyhal_audio_common.c1621 pdl_config->extClk = _FLD2BOOL(I2S_CLOCK_CTL_CLOCK_SEL, REG_I2S_CLOCK_CTL(base)); in _cyhal_audioss_reconstruct_pdl_config()
1759 pdl_config->extClk = mclk_tx; /* No separate rx/tx mclk selection on this IP */ in _cyhal_audioss_populate_pdl_config()