Home
last modified time | relevance | path

Searched refs:_cyhal_utils_peri_pclk_assign_divider (Results 1 – 12 of 12) sorted by relevance

/hal_infineon-3.7.0/mtb-hal-cat1/source/
Dcyhal_timer.c119 if (CY_SYSCLK_SUCCESS != _cyhal_utils_peri_pclk_assign_divider(pclk, &(obj->tcpwm.clock))) in _cyhal_timer_init_hw()
135 … if (CY_SYSCLK_SUCCESS != _cyhal_utils_peri_pclk_assign_divider(pclk, &(obj->tcpwm.clock))) in _cyhal_timer_init_hw()
Dcyhal_pwm.c217 if (CY_SYSCLK_SUCCESS != _cyhal_utils_peri_pclk_assign_divider(pclk, &(obj->tcpwm.clock))) in _cyhal_pwm_init_clock()
257 CY_SYSCLK_SUCCESS != _cyhal_utils_peri_pclk_assign_divider(pclk, &(obj->tcpwm.clock))) in _cyhal_pwm_init_clock()
Dcyhal_quaddec.c125 … if (_cyhal_utils_peri_pclk_assign_divider(pclk, &(tcpwm->clock)) == CY_SYSCLK_SUCCESS) in _cyhal_quaddec_configure_clock()
309 … if (_cyhal_utils_peri_pclk_assign_divider(pclk, &(obj->tcpwm.clock)) != CY_SYSCLK_SUCCESS) in _cyhal_quaddec_init_hw()
Dcyhal_scb_common.c511 if ((CY_RSLT_SUCCESS == status) && (peri_freq > 0) && _cyhal_utils_peri_pclk_assign_divider( in _cyhal_i2c_set_peri_divider()
Dcyhal_spi.c854 …result = _cyhal_utils_peri_pclk_assign_divider(_cyhal_scb_get_clock_index(obj->resource.block_num)… in _cyhal_spi_setup_resources()
1031 …result = _cyhal_utils_peri_pclk_assign_divider(_cyhal_scb_get_clock_index(obj->resource.block_num)… in cyhal_spi_init_cfg()
Dcyhal_adc_mic.c303 if (CY_SYSCLK_SUCCESS != _cyhal_utils_peri_pclk_assign_divider(pclk, &(obj->clock))) in _cyhal_adc_config_hw()
Dcyhal_usb_dev.c370 status = _cyhal_utils_peri_pclk_assign_divider(PCLK_USB_CLOCK_DEV_BRS, &(obj->clock)); in _cyhal_usb_dev_peri_clock_setup()
Dcyhal_pdmpcm.c1064 result = _cyhal_utils_peri_pclk_assign_divider(pclk, &(obj->clock)); in _cyhal_pdm_pcm_init_clock()
Dcyhal_uart.c744 result = _cyhal_utils_peri_pclk_assign_divider( in _cyhal_uart_setup_resources()
Dcyhal_adc_sar.c1175 if (CY_SYSCLK_SUCCESS != _cyhal_utils_peri_pclk_assign_divider(pclk, &(obj->clock))) in _cyhal_adc_config_hw()
Dcyhal_audio_common.c447 if (CY_SYSCLK_SUCCESS != _cyhal_utils_peri_pclk_assign_divider(pclk, &(obj->clock))) in _cyhal_audioss_init_clock()
/hal_infineon-3.7.0/mtb-hal-cat1/include_pvt/
Dcyhal_utils_impl.h298 static inline cy_rslt_t _cyhal_utils_peri_pclk_assign_divider(en_clk_dst_t clk_dest, const cyhal_cl… in _cyhal_utils_peri_pclk_assign_divider() function