Home
last modified time | relevance | path

Searched refs:SRSS_PWR_CBUCK_CTL2 (Results 1 – 4 of 4) sorted by relevance

/hal_infineon-3.7.0/mtb-pdl-cat1/drivers/include/
Dcy_syspm.h2031 #define CY_SYSPM_CORE_BUCK_PAUSE_ENABLE(enable) CY_REG32_CLR_SET(SRSS_PWR_CBUCK_CTL2, SRSS…
2035 #define CY_SYSPM_CORE_BUCK_OVERRRIDE_ENABLE(enable) CY_REG32_CLR_SET(SRSS_PWR_CBUCK_CTL2, …
2039 …M_CORE_BUCK_COPY_SETTINGS_ENABLE(enable) CY_REG32_CLR_SET(SRSS_PWR_CBUCK_CTL2, SRSS_PWR_C…
/hal_infineon-3.7.0/mtb-pdl-cat1/drivers/source/
Dcy_syspm_v2.c1107 CY_REG32_CLR_SET(SRSS_PWR_CBUCK_CTL2, SRSS_PWR_CBUCK_CTL2_CBUCK_USE_SETTINGS, 1UL); in Cy_SysPm_CoreBuckSetVoltage()
1153SRSS_PWR_CBUCK_CTL2 = _VAL2FLD(SRSS_PWR_CBUCK_CTL2_CBUCK_OVERRIDE, ((config->override) ? 1UL : 0UL… in Cy_SysPm_CoreBuckConfig()
Dcy_syspm_v4.c1056 CY_REG32_CLR_SET(SRSS_PWR_CBUCK_CTL2, SRSS_PWR_CBUCK_CTL2_CBUCK_PROFILE, profile); in Cy_SysPm_CoreBuckSetProfile()
1062 …cy_en_syspm_core_buck_profile_t)(_FLD2VAL(SRSS_PWR_CBUCK_CTL2_CBUCK_PROFILE, SRSS_PWR_CBUCK_CTL2)); in Cy_SysPm_CoreBuckGetProfile()
/hal_infineon-3.7.0/mtb-pdl-cat1/devices/COMPONENT_CAT1B/include/
Dcy_device.h903 #define SRSS_PWR_CBUCK_CTL2 (((SRSS_Type *) SRSS)->PWR_CBUCK_CTL2) macro