Home
last modified time | relevance | path

Searched refs:CY_SCB_RX_INTR_OVERFLOW (Results 1 – 4 of 4) sorted by relevance

/hal_infineon-3.7.0/mtb-pdl-cat1/drivers/source/
Dcy_scb_spi.c720 Cy_SCB_SetRxInterruptMask(base, CY_SCB_RX_INTR_LEVEL | CY_SCB_RX_INTR_OVERFLOW); in Cy_SCB_SPI_Transfer()
774 Cy_SCB_SetRxInterruptMask(base, CY_SCB_RX_INTR_OVERFLOW); in Cy_SCB_SPI_AbortTransfer()
888 if (0UL != (CY_SCB_RX_INTR_OVERFLOW & Cy_SCB_GetRxInterruptStatusMasked(base))) in Cy_SCB_SPI_Interrupt()
893 Cy_SCB_ClearRxInterrupt(base, CY_SCB_RX_INTR_OVERFLOW); in Cy_SCB_SPI_Interrupt()
/hal_infineon-3.7.0/mtb-pdl-cat1/drivers/include/
Dcy_scb_uart.h916 #define CY_SCB_UART_RX_INTR (CY_SCB_RX_INTR_LEVEL | CY_SCB_RX_INTR_OVERFLOW | CY_SCB_RX_INTR…
919 #define CY_SCB_UART_RECEIVE_ERR (CY_SCB_RX_INTR_OVERFLOW | CY_SCB_RX_INTR_UART_FRAME_ERROR | \
Dcy_scb_common.h555 #define CY_SCB_RX_INTR_OVERFLOW SCB_INTR_RX_OVERFLOW_Msk macro
800 … CY_SCB_RX_INTR_OVERFLOW | CY_SCB_RX_INTR_UNDERFLOW | \
/hal_infineon-3.7.0/bless/
Dcy_ble_hal_pvt.c1588 if(0u != (srcInterrupt & CY_SCB_RX_INTR_OVERFLOW)) in Cy_BLE_HAL_UART_Interrupt()
1652 CY_SCB_RX_INTR_OVERFLOW | CY_SCB_RX_INTR_UNDERFLOW); in Cy_BLE_HAL_UART_Start()