Home
last modified time | relevance | path

Searched refs:CPUSS_SYSTICK_CTL_SKEW_Msk (Results 1 – 2 of 2) sorted by relevance

/hal_infineon-3.7.0/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/ip/
Dcyip_cpuss.h289 #define CPUSS_SYSTICK_CTL_SKEW_Msk 0x40000000UL macro
/hal_infineon-3.7.0/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/ip/
Dcyip_cpuss.h495 #define CPUSS_SYSTICK_CTL_SKEW_Msk 0x40000000UL macro