Home
last modified time | relevance | path

Searched refs:pll0OutputMode (Results 1 – 3 of 3) sorted by relevance

/hal_infineon-3.6.0/mtb-pdl-cat1/drivers/include/
Dcy_pra_cfg.h235 …cy_en_fll_pll_output_mode_t pll0OutputMode; /**< PLL0 CLK_PLL_CONFIG register, BYPASS_SEL … member
/hal_infineon-3.6.0/mtb-pdl-cat1/drivers/source/
Dcy_pra_cfg.c709 …UM_PLL >= CY_PRA_CLKPLL_1) && (devConfig->pll0Enable) && (devConfig->pll0OutputMode != CY_SYSCLK_F… in Cy_PRA_GetInputSourceFreq()
2859 .outputMode = devConfig->pll0OutputMode, in Cy_PRA_SystemConfig()
Dcy_pra.c2302 …structCpy.pll0OutputMode = ((cy_stc_pra_clk_pll_manconfigure_t *) message->praData1)->praConfig->o… in Cy_PRA_ProcessCmd()