Home
last modified time | relevance | path

Searched refs:SRSS_CLK_TIMER_CTL_ENABLE_Msk (Results 1 – 3 of 3) sorted by relevance

/hal_infineon-3.6.0/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/ip/
Dcyip_srss.h341 #define SRSS_CLK_TIMER_CTL_ENABLE_Msk 0x80000000UL macro
/hal_infineon-3.6.0/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/ip/
Dcyip_srss_v3.h862 #define SRSS_CLK_TIMER_CTL_ENABLE_Msk 0x80000000UL macro
/hal_infineon-3.6.0/mtb-pdl-cat1/drivers/source/
Dcy_sysclk.c497 SRSS_CLK_TIMER_CTL |= SRSS_CLK_TIMER_CTL_ENABLE_Msk; in Cy_SysClk_ClkTimerEnable()
520 SRSS_CLK_TIMER_CTL &= ~SRSS_CLK_TIMER_CTL_ENABLE_Msk; in Cy_SysClk_ClkTimerDisable()