Home
last modified time | relevance | path

Searched refs:PASS_V2_INTR_CAUSE_FIFO0_INT_Msk (Results 1 – 2 of 2) sorted by relevance

/hal_infineon-3.6.0/mtb-pdl-cat1/drivers/include/
Dcy_sysanalog.h406 …CY_SYSANALOG_INTR_CAUSE_FIFO0 = PASS_V2_INTR_CAUSE_FIFO0_INT_Msk, /**< Interrupt cause …
/hal_infineon-3.6.0/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/ip/
Dcyip_pass_v2.h260 #define PASS_V2_INTR_CAUSE_FIFO0_INT_Msk 0x1000UL macro