Home
last modified time | relevance | path

Searched refs:IS_TMR_CLK_VALID (Results 1 – 1 of 1) sorted by relevance

/hal_infineon-3.6.0/mtb-pdl-cat1/drivers/source/
Dcy_sysanalog.c35 #define IS_TMR_CLK_VALID(clock) (((clock) == CY_SYSANALOG_TIMER_CLK_PERI) || \ macro
161 CY_ASSERT_L3(IS_TMR_CLK_VALID(config->timerClock)); in Cy_SysAnalog_DeepSleepInit()