Searched refs:CY_SCB_SPI_RX_INTR_MASK (Results 1 – 2 of 2) sorted by relevance
874 #define CY_SCB_SPI_RX_INTR_MASK (CY_SCB_SPI_RX_TRIGGER | CY_SCB_SPI_RX_NOT_EMPTY | CY_SCB_SPI_RX_… macro1069 return (Cy_SCB_GetRxInterruptStatus(base) & CY_SCB_SPI_RX_INTR_MASK); in Cy_SCB_SPI_GetRxFifoStatus()1096 CY_ASSERT_L2(CY_SCB_IS_INTR_VALID(clearMask, CY_SCB_SPI_RX_INTR_MASK)); in Cy_SCB_SPI_ClearRxFifoStatus()
88 CY_ASSERT_L2(CY_SCB_IS_INTR_VALID(config->rxFifoIntEnableMask, CY_SCB_SPI_RX_INTR_MASK)); in Cy_SCB_SPI_Init()176 SCB_INTR_RX_MASK(base) = (config->rxFifoIntEnableMask & CY_SCB_SPI_RX_INTR_MASK); in Cy_SCB_SPI_Init()