Home
last modified time | relevance | path

Searched refs:CY_I2S_IS_TRIG_LEVEL_VALID (Results 1 – 2 of 2) sorted by relevance

/hal_infineon-3.6.0/mtb-pdl-cat1/drivers/source/
Dcy_i2s.c105 CY_ASSERT_L2(CY_I2S_IS_TRIG_LEVEL_VALID(config->txFifoTriggerLevel, channels)); in Cy_I2S_Init()
146 CY_ASSERT_L2(CY_I2S_IS_TRIG_LEVEL_VALID(config->rxFifoTriggerLevel, channels)); in Cy_I2S_Init()
/hal_infineon-3.6.0/mtb-pdl-cat1/drivers/include/
Dcy_i2s.h505 #define CY_I2S_IS_TRIG_LEVEL_VALID(trigLevel, channels) ((trigLevel) <= (255U - (channels))) macro