Home
last modified time | relevance | path

Searched refs:CY_DMA_IS_CH_NR_VALID (Results 1 – 2 of 2) sorted by relevance

/hal_infineon-3.6.0/mtb-pdl-cat1/drivers/include/
Dcy_dma.h369 #define CY_DMA_IS_CH_NR_VALID(base, chNr) ((CY_DW0_BASE == (base)) ? ((chNr) < CY_DW0_CH_NR) :… macro
1543 CY_ASSERT_L1(CY_DMA_IS_CH_NR_VALID(base, channel)); in Cy_DMA_Channel_SetDescriptor()
1568 CY_ASSERT_L1(CY_DMA_IS_CH_NR_VALID(base, channel)); in Cy_DMA_Channel_Enable()
1592 CY_ASSERT_L1(CY_DMA_IS_CH_NR_VALID(base, channel)); in Cy_DMA_Channel_Disable()
1619 CY_ASSERT_L1(CY_DMA_IS_CH_NR_VALID(base, channel)); in Cy_DMA_Channel_SetPriority()
1647 CY_ASSERT_L1(CY_DMA_IS_CH_NR_VALID(base, channel)); in Cy_DMA_Channel_GetPriority()
1674 CY_ASSERT_L1(CY_DMA_IS_CH_NR_VALID(base, channel)); in Cy_DMA_Channel_GetCurrentDescriptor()
1702 CY_ASSERT_L1(CY_DMA_IS_CH_NR_VALID(base, channel)); in Cy_DMA_Channel_GetInterruptStatus()
1729 CY_ASSERT_L1(CY_DMA_IS_CH_NR_VALID(base, channel)); in Cy_DMA_Channel_GetStatus()
1753 CY_ASSERT_L1(CY_DMA_IS_CH_NR_VALID(base, channel)); in Cy_DMA_Channel_ClearInterrupt()
[all …]
/hal_infineon-3.6.0/mtb-pdl-cat1/drivers/source/
Dcy_dma.c261 (CY_DMA_IS_CH_NR_VALID(base, channel))) in Cy_DMA_Channel_Init()
299 CY_ASSERT_L1(CY_DMA_IS_CH_NR_VALID(base, channel)); in Cy_DMA_Channel_DeInit()