Home
last modified time | relevance | path

Searched refs:clkHfMHz (Results 1 – 2 of 2) sorted by relevance

/hal_infineon-3.5.0/mtb-pdl-cat1/drivers/source/
Dcy_syslib.c426 void Cy_SysLib_SetWaitStates(bool ulpMode, uint32_t clkHfMHz) in Cy_SysLib_SetWaitStates() argument
442 waitStates = (clkHfMHz <= freqMax) ? 0UL : 1UL; in Cy_SysLib_SetWaitStates()
462 if (clkHfMHz <= CY_SYSLIB_LP_SLOW_WS_0_FREQ_MAX) in Cy_SysLib_SetWaitStates()
476 waitStates = (clkHfMHz <= CY_SYSLIB_FLASH_ULP_WS_0_FREQ_MAX) ? 0UL : in Cy_SysLib_SetWaitStates()
477 ((clkHfMHz <= CY_SYSLIB_FLASH_ULP_WS_1_FREQ_MAX) ? 1UL : 2UL); in Cy_SysLib_SetWaitStates()
481 waitStates = (clkHfMHz <= cy_device->flashCtlMainWs0Freq) ? 0UL : in Cy_SysLib_SetWaitStates()
482 ((clkHfMHz <= cy_device->flashCtlMainWs1Freq) ? 1UL : in Cy_SysLib_SetWaitStates()
483 ((clkHfMHz <= cy_device->flashCtlMainWs2Freq) ? 2UL : in Cy_SysLib_SetWaitStates()
484 ((clkHfMHz <= cy_device->flashCtlMainWs3Freq) ? 3UL : in Cy_SysLib_SetWaitStates()
485 ((clkHfMHz <= cy_device->flashCtlMainWs4Freq) ? 4UL : 5UL)))); in Cy_SysLib_SetWaitStates()
[all …]
/hal_infineon-3.5.0/mtb-pdl-cat1/drivers/include/
Dcy_syslib.h1443 void Cy_SysLib_SetWaitStates(bool ulpMode, uint32_t clkHfMHz);