Home
last modified time | relevance | path

Searched refs:SCB_I2C_M_CMD (Results 1 – 5 of 5) sorted by relevance

/hal_infineon-3.5.0/mtb-pdl-cat1/drivers/source/
Dcy_scb_i2c.c1291 SCB_I2C_M_CMD(base) = SCB_I2C_M_CMD_M_START_ON_IDLE_Msk; in Cy_SCB_I2C_MasterRead()
1299SCB_I2C_M_CMD(base) = (SCB_I2C_M_CMD_M_START_Msk | (_FLD2BOOL(SCB_I2C_STATUS_M_READ, SCB_I2C_STATU… in Cy_SCB_I2C_MasterRead()
1419 SCB_I2C_M_CMD(base) = (SCB_I2C_M_CMD_M_STOP_Msk | SCB_I2C_M_CMD_M_NACK_Msk); in Cy_SCB_I2C_MasterAbortRead()
1519 SCB_I2C_M_CMD(base) = SCB_I2C_M_CMD_M_START_ON_IDLE_Msk; in Cy_SCB_I2C_MasterWrite()
1527SCB_I2C_M_CMD(base) = (SCB_I2C_M_CMD_M_START_Msk | (_FLD2BOOL(SCB_I2C_STATUS_M_READ, SCB_I2C_STATU… in Cy_SCB_I2C_MasterWrite()
1656 SCB_I2C_M_CMD(base) = (SCB_I2C_M_CMD_M_STOP_Msk | SCB_I2C_M_CMD_M_NACK_Msk); in Cy_SCB_I2C_MasterAbortWrite()
1779 SCB_I2C_M_CMD(base) = SCB_I2C_M_CMD_M_START_ON_IDLE_Msk; in Cy_SCB_I2C_MasterSendStart()
1870SCB_I2C_M_CMD(base) = SCB_I2C_M_CMD_M_START_Msk | (_FLD2BOOL(SCB_I2C_STATUS_M_READ, SCB_I2C_STATUS… in Cy_SCB_I2C_MasterSendReStart()
1882 (0U != (SCB_I2C_M_CMD_M_START_Msk & SCB_I2C_M_CMD(base)))) in Cy_SCB_I2C_MasterSendReStart()
1960 SCB_I2C_M_CMD(base) = (SCB_I2C_M_CMD_M_STOP_Msk | SCB_I2C_M_CMD_M_NACK_Msk); in Cy_SCB_I2C_MasterSendStop()
[all …]
/hal_infineon-3.5.0/mtb-pdl-cat1/drivers/include/
Dcy_scb_common.h2085 SCB_I2C_M_CMD(base) = 0UL; in Cy_SCB_FwBlockReset()
/hal_infineon-3.5.0/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/
Dcy_device.h1154 #define SCB_I2C_M_CMD(base) (((CySCB_V1_Type*) (base))->I2C_M_CMD) macro
/hal_infineon-3.5.0/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/
Dcy_device.h1802 #define SCB_I2C_M_CMD(base) (((CySCB_Type*) (base))->I2C_M_CMD) macro
/hal_infineon-3.5.0/mtb-pdl-cat1/devices/COMPONENT_CAT1B/include/
Dcy_device.h483 #define SCB_I2C_M_CMD(base) (((CySCB_Type*) (base))->I2C_M_CMD) macro