Home
last modified time | relevance | path

Searched refs:PERI_DIV_8_CTL_INT8_DIV_Msk (Results 1 – 5 of 5) sorted by relevance

/hal_infineon-3.5.0/mtb-pdl-cat1/devices/COMPONENT_CAT1A/include/ip/
Dcyip_peri.h449 #define PERI_DIV_8_CTL_INT8_DIV_Msk 0xFF00UL macro
/hal_infineon-3.5.0/mtb-pdl-cat1/drivers/source/
Dcy_sysclk.c49 (dividerValue <= (PERI_DIV_8_CTL_INT8_DIV_Msk >> PERI_DIV_8_CTL_INT8_DIV_Pos))) in Cy_SysClk_PeriphSetDivider()
Dcy_sysclk_v2.c55 (dividerValue <= (PERI_DIV_8_CTL_INT8_DIV_Msk >> PERI_DIV_8_CTL_INT8_DIV_Pos))) in Cy_SysClk_PeriPclkSetDivider()
/hal_infineon-3.5.0/mtb-pdl-cat1/devices/COMPONENT_CAT1C/include/
Dcy_device.h1412 #define PERI_DIV_8_CTL_INT8_DIV_Msk PERI_PCLK_GR_DIV_8_CTL_INT8_DIV_Msk macro
/hal_infineon-3.5.0/mtb-pdl-cat1/devices/COMPONENT_CAT1B/include/
Dcy_device.h1226 #define PERI_DIV_8_CTL_INT8_DIV_Msk PERI_PCLK_GR_DIV_8_CTL_INT8_DIV_Msk macro