Searched refs:CY_BLE_DEFAULT_RCB_CTRL_DIV (Results 1 – 2 of 2) sorted by relevance
100 #define CY_BLE_DEFAULT_RCB_CTRL_DIV (0x1UL) /* LL 8 MHz / 2 */ macro316 rcbDivider = CY_BLE_DEFAULT_RCB_CTRL_DIV; in Cy_BLE_EcoConfigure()