Home
last modified time | relevance | path

Searched refs:pll0Enable (Results 1 – 3 of 3) sorted by relevance

/hal_infineon-3.4.0/mtb-pdl-cat1/drivers/source/
Dcy_pra_cfg.c709 …if ((CY_SRSS_NUM_PLL >= CY_PRA_CLKPLL_1) && (devConfig->pll0Enable) && (devConfig->pll0OutputMode … in Cy_PRA_GetInputSourceFreq()
1344 pllEnable = devConfig->pll0Enable; in Cy_PRA_ValidatePLL()
1429 if ((CY_SRSS_NUM_PLL >= CY_PRA_CLKPLL_1) && (devConfig->pll0Enable)) in Cy_PRA_ValidateAllPLL()
2836 if ((!devConfig->pll0Enable) || /* state change from ENABLE -> DISABLE */ in Cy_PRA_SystemConfig()
2851 if((devConfig->pll0Enable) && (!Cy_SysClk_PllIsEnabled(CY_PRA_CLKPLL_1))) in Cy_PRA_SystemConfig()
Dcy_pra.c1077 …((message->praData1) == CY_PRA_CLKPLL_1) ? (pllEnable = structCpy.pll0Enable) : (pllEnable = struc… in Cy_PRA_ProcessCmd()
1079 …((message->praData1) == CY_PRA_CLKPLL_1) ? (structCpy.pll0Enable = false) : (structCpy.pll1Enable … in Cy_PRA_ProcessCmd()
1087 …((message->praData1) == CY_PRA_CLKPLL_1) ? (structCpy.pll0Enable = pllEnable) : (structCpy.pll1Ena… in Cy_PRA_ProcessCmd()
2128 if (structCpy.pll0Enable) in Cy_PRA_ProcessCmd()
2291 … if ((((message->praData1) == CY_PRA_CLKPLL_1) && (structCpy.pll0Enable == true)) in Cy_PRA_ProcessCmd()
2304 structCpy.pll0Enable = true; in Cy_PRA_ProcessCmd()
2320 structCpy.pll0Enable = false; in Cy_PRA_ProcessCmd()
/hal_infineon-3.4.0/mtb-pdl-cat1/drivers/include/
Dcy_pra_cfg.h155 bool pll0Enable; /**< PLL0 Enable */ member