Home
last modified time | relevance | path

Searched refs:SCU_PLL_PLLCON1_NDIV_Msk (Results 1 – 7 of 7) sorted by relevance

/hal_infineon-3.4.0/XMCLib/devices/XMC4500/Source/
Dsystem_XMC4500.c662 ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1; in SystemCoreClockUpdate()
/hal_infineon-3.4.0/XMCLib/devices/XMC4700/Source/
Dsystem_XMC4700.c712 ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1; in SystemCoreClockUpdate()
/hal_infineon-3.4.0/XMCLib/devices/XMC4800/Source/
Dsystem_XMC4800.c811 ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1; in SystemCoreClockUpdate()
/hal_infineon-3.4.0/XMCLib/drivers/src/
Dxmc4_scu.c704 …n_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) … in XMC_SCU_CLOCK_GetSystemPllClockFrequency()
1689 …SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2D… in XMC_SCU_CLOCK_StartSystemPll()
/hal_infineon-3.4.0/XMCLib/devices/XMC4500/Include/
DXMC4500.h5304 #define SCU_PLL_PLLCON1_NDIV_Msk (0x7f00UL) /*!< SCU_PLL PLLCON1: NDIV … macro
/hal_infineon-3.4.0/XMCLib/devices/XMC4700/Include/
DXMC4700.h5639 #define SCU_PLL_PLLCON1_NDIV_Msk (0x7f00UL) /*!< SCU_PLL PLLCON1: NDIV … macro
/hal_infineon-3.4.0/XMCLib/devices/XMC4800/Include/
DXMC4800.h5871 #define SCU_PLL_PLLCON1_NDIV_Msk (0x7f00UL) /*!< SCU_PLL PLLCON1: NDIV … macro