Home
last modified time | relevance | path

Searched refs:P9_2 (Results 1 – 25 of 39) sorted by relevance

12

/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_psoc6_04_68_qfn.c64 {0u, 0u, P9_2, P9_2_PASS_DSI_CTB_CMP0},
70 {0u, 0u, P9_2, HSIOM_SEL_GPIO},
180 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
249 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
327 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
432 {0u, 1u, P9_2, P9_2_TCPWM0_LINE1},
433 {1u, 5u, P9_2, P9_2_TCPWM0_LINE261},
545 {1u, 1u, P9_2, P9_2_TCPWM0_TR_ONE_CNT_IN257},
Dcyhal_psoc6_04_64_tqfp.c64 {0u, 0u, P9_2, P9_2_PASS_DSI_CTB_CMP0},
70 {0u, 0u, P9_2, HSIOM_SEL_GPIO},
182 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
253 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
333 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
438 {0u, 1u, P9_2, P9_2_TCPWM0_LINE1},
439 {1u, 5u, P9_2, P9_2_TCPWM0_LINE261},
552 {1u, 1u, P9_2, P9_2_TCPWM0_TR_ONE_CNT_IN257},
Dcyhal_psoc6_01_43_smt.c202 {0u, 0u, P9_2, P9_2_PASS_DSI_CTB_CMP0},
208 {0u, 0u, P9_2, HSIOM_SEL_GPIO},
297 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
366 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
443 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
553 {0u, 5u, P9_2, P9_2_TCPWM0_LINE5},
554 {1u, 21u, P9_2, P9_2_TCPWM1_LINE21},
Dcyhal_psoc6_04_80_tqfp.c64 {0u, 0u, P9_2, P9_2_PASS_DSI_CTB_CMP0},
70 {0u, 0u, P9_2, HSIOM_SEL_GPIO},
182 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
255 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
337 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
442 {0u, 1u, P9_2, P9_2_TCPWM0_LINE1},
443 {1u, 5u, P9_2, P9_2_TCPWM0_LINE261},
563 {1u, 1u, P9_2, P9_2_TCPWM0_TR_ONE_CNT_IN257},
Dcyhal_psoc6_01_68_qfn_ble.c201 {0u, 0u, P9_2, P9_2_PASS_DSI_CTB_CMP0},
207 {0u, 0u, P9_2, HSIOM_SEL_GPIO},
303 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
378 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
461 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
584 {0u, 5u, P9_2, P9_2_TCPWM0_LINE5},
585 {1u, 21u, P9_2, P9_2_TCPWM1_LINE21},
Dcyhal_psoc6_03_49_wlcsp.c130 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
195 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
269 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
398 {0u, 1u, P9_2, P9_2_TCPWM0_LINE1},
399 {1u, 5u, P9_2, P9_2_TCPWM1_LINE5},
Dcyhal_psoc6_01_80_wlcsp.c206 {0u, 0u, P9_2, P9_2_PASS_DSI_CTB_CMP0},
212 {0u, 0u, P9_2, HSIOM_SEL_GPIO},
324 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
419 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
525 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
665 {0u, 5u, P9_2, P9_2_TCPWM0_LINE5},
666 {1u, 21u, P9_2, P9_2_TCPWM1_LINE21},
Dcyhal_psoc6_02_68_qfn.c82 {0u, 0u, P9_2, P9_2_AUDIOSS0_TX_WS},
194 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
278 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
376 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
567 {0u, 5u, P9_2, P9_2_TCPWM0_LINE5},
568 {1u, 21u, P9_2, P9_2_TCPWM1_LINE21},
Dcyhal_psoc6_01_104_m_csp_ble_usb.c205 {0u, 0u, P9_2, P9_2_PASS_DSI_CTB_CMP0},
211 {0u, 0u, P9_2, HSIOM_SEL_GPIO},
330 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
433 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
548 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
697 {0u, 5u, P9_2, P9_2_TCPWM0_LINE5},
698 {1u, 21u, P9_2, P9_2_TCPWM1_LINE21},
Dcyhal_psoc6_01_104_m_csp_ble.c205 {0u, 0u, P9_2, P9_2_PASS_DSI_CTB_CMP0},
211 {0u, 0u, P9_2, HSIOM_SEL_GPIO},
330 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
434 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
551 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
700 {0u, 5u, P9_2, P9_2_TCPWM0_LINE5},
701 {1u, 21u, P9_2, P9_2_TCPWM1_LINE21},
Dcyhal_psoc6_03_68_qfn.c150 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
224 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
308 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
453 {0u, 1u, P9_2, P9_2_TCPWM0_LINE1},
454 {1u, 5u, P9_2, P9_2_TCPWM1_LINE5},
Dcyhal_psoc6_01_116_bga_ble.c205 {0u, 0u, P9_2, P9_2_PASS_DSI_CTB_CMP0},
211 {0u, 0u, P9_2, HSIOM_SEL_GPIO},
333 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
443 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
566 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
717 {0u, 5u, P9_2, P9_2_TCPWM0_LINE5},
718 {1u, 21u, P9_2, P9_2_TCPWM1_LINE21},
Dcyhal_psoc6_01_116_bga_usb.c205 {0u, 0u, P9_2, P9_2_PASS_DSI_CTB_CMP0},
211 {0u, 0u, P9_2, HSIOM_SEL_GPIO},
333 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
440 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
559 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
708 {0u, 5u, P9_2, P9_2_TCPWM0_LINE5},
709 {1u, 21u, P9_2, P9_2_TCPWM1_LINE21},
Dcyhal_psoc6_01_124_bga_sip.c206 {0u, 0u, P9_2, P9_2_PASS_DSI_CTB_CMP0},
212 {0u, 0u, P9_2, HSIOM_SEL_GPIO},
335 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
450 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
579 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
731 {0u, 5u, P9_2, P9_2_TCPWM0_LINE5},
732 {1u, 21u, P9_2, P9_2_TCPWM1_LINE21},
Dcyhal_psoc6_03_100_tqfp.c160 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
242 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
335 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
490 {0u, 1u, P9_2, P9_2_TCPWM0_LINE1},
491 {1u, 5u, P9_2, P9_2_TCPWM1_LINE5},
Dcyhal_psoc6_01_124_bga.c206 {0u, 0u, P9_2, P9_2_PASS_DSI_CTB_CMP0},
212 {0u, 0u, P9_2, HSIOM_SEL_GPIO},
349 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
479 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
625 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
799 {0u, 5u, P9_2, P9_2_TCPWM0_LINE5},
800 {1u, 21u, P9_2, P9_2_TCPWM1_LINE21},
Dcyhal_psoc6_02_100_wlcsp.c95 {0u, 0u, P9_2, P9_2_AUDIOSS0_TX_WS},
230 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
342 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
473 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
699 {0u, 5u, P9_2, P9_2_TCPWM0_LINE5},
700 {1u, 21u, P9_2, P9_2_TCPWM1_LINE21},
Dcyhal_psoc6_02_124_bga.c97 {0u, 0u, P9_2, P9_2_AUDIOSS0_TX_WS},
243 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
373 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
526 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
775 {0u, 5u, P9_2, P9_2_TCPWM0_LINE5},
776 {1u, 21u, P9_2, P9_2_TCPWM1_LINE21},
Dcyhal_psoc6_02_128_tqfp.c97 {0u, 0u, P9_2, P9_2_AUDIOSS0_TX_WS},
244 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
376 {2u, 0u, P9_2, P9_2_SCB2_SPI_CLK},
532 {2u, 0u, P9_2, P9_2_SCB2_UART_RTS},
783 {0u, 5u, P9_2, P9_2_TCPWM0_LINE5},
784 {1u, 21u, P9_2, P9_2_TCPWM1_LINE21},
/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1A/include/pin_packages/
Dcyhal_psoc6_03_49_wlcsp.h84 P9_2 = CYHAL_GET_GPIO(CYHAL_PORT_9, 2), //!< Port 9 Pin 2 enumerator
Dcyhal_psoc6_04_68_qfn.h97 P9_2 = CYHAL_GET_GPIO(CYHAL_PORT_9, 2), //!< Port 9 Pin 2 enumerator
Dcyhal_psoc6_04_80_tqfp.h104 P9_2 = CYHAL_GET_GPIO(CYHAL_PORT_9, 2), //!< Port 9 Pin 2 enumerator
Dcyhal_psoc6_03_68_qfn.h97 P9_2 = CYHAL_GET_GPIO(CYHAL_PORT_9, 2), //!< Port 9 Pin 2 enumerator
Dcyhal_psoc6_04_64_tqfp.h96 P9_2 = CYHAL_GET_GPIO(CYHAL_PORT_9, 2), //!< Port 9 Pin 2 enumerator
Dcyhal_psoc6_03_100_tqfp.h104 P9_2 = CYHAL_GET_GPIO(CYHAL_PORT_9, 2), //!< Port 9 Pin 2 enumerator

12