Home
last modified time | relevance | path

Searched refs:P2_4 (Results 1 – 25 of 28) sorted by relevance

12

/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_psoc6_02_68_qfn.c157 {9u, 0u, P2_4, P2_4_SCB9_I2C_SCL},
246 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
330 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
385 {9u, 0u, P2_4, P2_4_SCB9_UART_RX},
413 {0u, 0u, P2_4, P2_4_SDHC0_CARD_CMD},
543 {0u, 0u, P2_4, P2_4_TCPWM0_LINE0},
544 {1u, 17u, P2_4, P2_4_TCPWM1_LINE17},
Dcyhal_psoc6_03_49_wlcsp.c169 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
234 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
294 {0u, 0u, P2_4, P2_4_SDHC0_CARD_CMD},
380 {0u, 1u, P2_4, P2_4_TCPWM0_LINE1},
381 {1u, 5u, P2_4, P2_4_TCPWM1_LINE5},
Dcyhal_psoc6_03_68_qfn.c198 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
272 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
341 {0u, 0u, P2_4, P2_4_SDHC0_CARD_CMD},
429 {0u, 1u, P2_4, P2_4_TCPWM0_LINE1},
430 {1u, 5u, P2_4, P2_4_TCPWM1_LINE5},
Dcyhal_psoc6_04_68_qfn.c223 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
292 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
408 {0u, 1u, P2_4, P2_4_TCPWM0_LINE1},
409 {1u, 5u, P2_4, P2_4_TCPWM0_LINE261},
520 {0u, 1u, P2_4, P2_4_TCPWM0_TR_ONE_CNT_IN1},
Dcyhal_psoc6_04_64_tqfp.c225 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
296 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
414 {0u, 1u, P2_4, P2_4_TCPWM0_LINE1},
415 {1u, 5u, P2_4, P2_4_TCPWM0_LINE261},
528 {0u, 1u, P2_4, P2_4_TCPWM0_TR_ONE_CNT_IN1},
Dcyhal_psoc6_02_100_wlcsp.c179 {9u, 0u, P2_4, P2_4_SCB9_I2C_SCL},
297 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
409 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
486 {9u, 0u, P2_4, P2_4_SCB9_UART_RX},
524 {0u, 0u, P2_4, P2_4_SDHC0_CARD_CMD},
667 {0u, 0u, P2_4, P2_4_TCPWM0_LINE0},
668 {1u, 17u, P2_4, P2_4_TCPWM1_LINE17},
Dcyhal_psoc6_03_100_tqfp.c211 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
293 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
370 {0u, 0u, P2_4, P2_4_SDHC0_CARD_CMD},
458 {0u, 1u, P2_4, P2_4_TCPWM0_LINE1},
459 {1u, 5u, P2_4, P2_4_TCPWM1_LINE5},
Dcyhal_psoc6_04_80_tqfp.c225 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
298 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
418 {0u, 1u, P2_4, P2_4_TCPWM0_LINE1},
419 {1u, 5u, P2_4, P2_4_TCPWM0_LINE261},
535 {0u, 1u, P2_4, P2_4_TCPWM0_TR_ONE_CNT_IN1},
Dcyhal_psoc6_02_124_bga.c185 {9u, 0u, P2_4, P2_4_SCB9_I2C_SCL},
316 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
446 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
539 {9u, 0u, P2_4, P2_4_SCB9_UART_RX},
582 {0u, 0u, P2_4, P2_4_SDHC0_CARD_CMD},
729 {0u, 0u, P2_4, P2_4_TCPWM0_LINE0},
730 {1u, 17u, P2_4, P2_4_TCPWM1_LINE17},
Dcyhal_psoc6_02_128_tqfp.c185 {9u, 0u, P2_4, P2_4_SCB9_I2C_SCL},
318 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
450 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
545 {9u, 0u, P2_4, P2_4_SCB9_UART_RX},
588 {0u, 0u, P2_4, P2_4_SDHC0_CARD_CMD},
735 {0u, 0u, P2_4, P2_4_TCPWM0_LINE0},
736 {1u, 17u, P2_4, P2_4_TCPWM1_LINE17},
Dcyhal_psoc6_01_124_bga.c128 {0u, 0u, P2_4, P2_4_BLESS_MXD_DPSLP_CLK_EN},
422 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
552 {1u, 0u, P2_4, P2_4_SCB1_SPI_SELECT1},
753 {0u, 0u, P2_4, P2_4_TCPWM0_LINE0},
754 {1u, 17u, P2_4, P2_4_TCPWM1_LINE17},
/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1B/include/pin_packages/
Dcyhal_cyw20829_40_qfn.h67 P2_4 = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), //!< Port 2 Pin 4 enumerator
Dcyhal_cyw20829_56_qfn.h74 P2_4 = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), //!< Port 2 Pin 4 enumerator
/hal_infineon-3.4.0/XMCLib/drivers/inc/
Dxmc1_gpio_map.h189 #define P2_4 XMC_GPIO_PORT2, 4 macro
380 #define P2_4 XMC_GPIO_PORT2, 4 macro
504 #define P2_4 XMC_GPIO_PORT2, 4 macro
719 #define P2_4 XMC_GPIO_PORT2, 4 macro
1075 #define P2_4 XMC_GPIO_PORT2, 4 macro
1380 #define P2_4 XMC_GPIO_PORT2, 4 macro
1847 #define P2_4 XMC_GPIO_PORT2, 4 macro
2097 #define P2_4 XMC_GPIO_PORT2, 4 macro
2396 #define P2_4 XMC_GPIO_PORT2, 4 macro
2811 #define P2_4 XMC_GPIO_PORT2, 4 macro
[all …]
Dxmc4_gpio_map.h106 #define P2_4 XMC_GPIO_PORT2, 4 macro
262 #define P2_4 XMC_GPIO_PORT2, 4 macro
380 #define P2_4 XMC_GPIO_PORT2, 4 macro
530 #define P2_4 XMC_GPIO_PORT2, 4 macro
643 #define P2_4 XMC_GPIO_PORT2, 4 macro
766 #define P2_4 XMC_GPIO_PORT2, 4 macro
863 #define P2_4 XMC_GPIO_PORT2, 4 macro
1019 #define P2_4 XMC_GPIO_PORT2, 4 macro
1144 #define P2_4 XMC_GPIO_PORT2, 4 macro
1417 #define P2_4 XMC_GPIO_PORT2, 4 macro
[all …]
/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1A/include/pin_packages/
Dcyhal_psoc6_03_49_wlcsp.h63 P2_4 = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), //!< Port 2 Pin 4 enumerator
Dcyhal_psoc6_04_68_qfn.h66 P2_4 = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), //!< Port 2 Pin 4 enumerator
Dcyhal_psoc6_04_80_tqfp.h70 P2_4 = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), //!< Port 2 Pin 4 enumerator
Dcyhal_psoc6_03_68_qfn.h66 P2_4 = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), //!< Port 2 Pin 4 enumerator
Dcyhal_psoc6_04_64_tqfp.h66 P2_4 = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), //!< Port 2 Pin 4 enumerator
Dcyhal_psoc6_03_100_tqfp.h66 P2_4 = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), //!< Port 2 Pin 4 enumerator
Dcyhal_psoc6_02_68_qfn.h66 P2_4 = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), //!< Port 2 Pin 4 enumerator
Dcyhal_psoc6_02_100_wlcsp.h71 P2_4 = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), //!< Port 2 Pin 4 enumerator
Dcyhal_psoc6_02_124_bga.h73 P2_4 = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), //!< Port 2 Pin 4 enumerator
/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1B/source/pin_packages/
Dcyhal_cyw20829_40_qfn.c269 {0u, 0u, P2_4, P2_4_SMIF_SPIHB_DATA0},

12