Home
last modified time | relevance | path

Searched refs:P2_0 (Results 1 – 25 of 28) sorted by relevance

12

/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1A/source/pin_packages/
Dcyhal_psoc6_03_49_wlcsp.c77 {0u, 4u, P2_0, P2_0_PERI_TR_IO_INPUT4},
105 {1u, 0u, P2_0, P2_0_SCB1_I2C_SCL},
147 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
212 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
276 {1u, 0u, P2_0, P2_0_SCB1_UART_RX},
299 {0u, 0u, P2_0, P2_0_SDHC0_CARD_DAT_3TO00},
376 {0u, 3u, P2_0, P2_0_TCPWM0_LINE3},
377 {1u, 3u, P2_0, P2_0_TCPWM1_LINE3},
Dcyhal_psoc6_03_68_qfn.c80 {0u, 4u, P2_0, P2_0_PERI_TR_IO_INPUT4},
118 {1u, 0u, P2_0, P2_0_SCB1_I2C_SCL},
172 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
246 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
316 {1u, 0u, P2_0, P2_0_SCB1_UART_RX},
346 {0u, 0u, P2_0, P2_0_SDHC0_CARD_DAT_3TO00},
425 {0u, 3u, P2_0, P2_0_TCPWM0_LINE3},
426 {1u, 3u, P2_0, P2_0_TCPWM1_LINE3},
Dcyhal_psoc6_04_68_qfn.c113 {0u, 4u, P2_0, P2_0_PERI_TR_IO_INPUT4},
151 {1u, 0u, P2_0, P2_0_SCB1_I2C_SCL},
200 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
269 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
335 {1u, 0u, P2_0, P2_0_SCB1_UART_RX},
404 {0u, 3u, P2_0, P2_0_TCPWM0_LINE3},
405 {1u, 3u, P2_0, P2_0_TCPWM0_LINE259},
516 {1u, 5u, P2_0, P2_0_TCPWM0_TR_ONE_CNT_IN261},
Dcyhal_psoc6_04_64_tqfp.c115 {0u, 4u, P2_0, P2_0_PERI_TR_IO_INPUT4},
153 {1u, 0u, P2_0, P2_0_SCB1_I2C_SCL},
202 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
273 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
341 {1u, 0u, P2_0, P2_0_SCB1_UART_RX},
410 {0u, 3u, P2_0, P2_0_TCPWM0_LINE3},
411 {1u, 3u, P2_0, P2_0_TCPWM0_LINE259},
524 {1u, 5u, P2_0, P2_0_TCPWM0_TR_ONE_CNT_IN261},
Dcyhal_psoc6_02_68_qfn.c120 {0u, 4u, P2_0, P2_0_PERI_TR_IO_INPUT4},
156 {1u, 0u, P2_0, P2_0_SCB1_I2C_SCL},
217 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
301 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
384 {1u, 0u, P2_0, P2_0_SCB1_UART_RX},
418 {0u, 0u, P2_0, P2_0_SDHC0_CARD_DAT_3TO00},
539 {0u, 6u, P2_0, P2_0_TCPWM0_LINE6},
540 {1u, 15u, P2_0, P2_0_TCPWM1_LINE15},
Dcyhal_psoc6_03_100_tqfp.c83 {0u, 4u, P2_0, P2_0_PERI_TR_IO_INPUT4},
123 {1u, 0u, P2_0, P2_0_SCB1_I2C_SCL},
183 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
265 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
343 {1u, 0u, P2_0, P2_0_SCB1_UART_RX},
375 {0u, 0u, P2_0, P2_0_SDHC0_CARD_DAT_3TO00},
454 {0u, 3u, P2_0, P2_0_TCPWM0_LINE3},
455 {1u, 3u, P2_0, P2_0_TCPWM1_LINE3},
Dcyhal_psoc6_04_80_tqfp.c115 {0u, 4u, P2_0, P2_0_PERI_TR_IO_INPUT4},
153 {1u, 0u, P2_0, P2_0_SCB1_I2C_SCL},
202 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
275 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
345 {1u, 0u, P2_0, P2_0_SCB1_UART_RX},
414 {0u, 3u, P2_0, P2_0_TCPWM0_LINE3},
415 {1u, 3u, P2_0, P2_0_TCPWM0_LINE259},
531 {1u, 5u, P2_0, P2_0_TCPWM0_TR_ONE_CNT_IN261},
Dcyhal_psoc6_02_100_wlcsp.c139 {0u, 4u, P2_0, P2_0_PERI_TR_IO_INPUT4},
178 {1u, 0u, P2_0, P2_0_SCB1_I2C_SCL},
260 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
372 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
485 {1u, 0u, P2_0, P2_0_SCB1_UART_RX},
530 {0u, 0u, P2_0, P2_0_SDHC0_CARD_DAT_3TO00},
663 {0u, 6u, P2_0, P2_0_TCPWM0_LINE6},
664 {1u, 15u, P2_0, P2_0_TCPWM1_LINE15},
Dcyhal_psoc6_02_124_bga.c141 {0u, 4u, P2_0, P2_0_PERI_TR_IO_INPUT4},
184 {1u, 0u, P2_0, P2_0_SCB1_I2C_SCL},
275 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
405 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
538 {1u, 0u, P2_0, P2_0_SCB1_UART_RX},
588 {0u, 0u, P2_0, P2_0_SDHC0_CARD_DAT_3TO00},
725 {0u, 6u, P2_0, P2_0_TCPWM0_LINE6},
726 {1u, 15u, P2_0, P2_0_TCPWM1_LINE15},
Dcyhal_psoc6_02_128_tqfp.c141 {0u, 4u, P2_0, P2_0_PERI_TR_IO_INPUT4},
184 {1u, 0u, P2_0, P2_0_SCB1_I2C_SCL},
276 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
408 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
544 {1u, 0u, P2_0, P2_0_SCB1_UART_RX},
594 {0u, 0u, P2_0, P2_0_SDHC0_CARD_DAT_3TO00},
731 {0u, 6u, P2_0, P2_0_TCPWM0_LINE6},
732 {1u, 15u, P2_0, P2_0_TCPWM1_LINE15},
Dcyhal_psoc6_01_124_bga.c173 {0u, 0u, P2_0, P2_0_BLESS_MXD_DPSLP_RET_SWITCH_HV},
255 {0u, 4u, P2_0, P2_0_PERI_TR_IO_INPUT4},
298 {1u, 0u, P2_0, P2_0_SCB1_I2C_SCL},
381 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
511 {1u, 0u, P2_0, P2_0_SCB1_SPI_MOSI},
636 {1u, 0u, P2_0, P2_0_SCB1_UART_RX},
749 {0u, 6u, P2_0, P2_0_TCPWM0_LINE6},
750 {1u, 15u, P2_0, P2_0_TCPWM1_LINE15},
/hal_infineon-3.4.0/XMCLib/drivers/inc/
Dxmc1_gpio_map.h86 #define P2_0 XMC_GPIO_PORT2, 0 macro
185 #define P2_0 XMC_GPIO_PORT2, 0 macro
302 #define P2_0 XMC_GPIO_PORT2, 0 macro
376 #define P2_0 XMC_GPIO_PORT2, 0 macro
500 #define P2_0 XMC_GPIO_PORT2, 0 macro
715 #define P2_0 XMC_GPIO_PORT2, 0 macro
913 #define P2_0 XMC_GPIO_PORT2, 0 macro
1071 #define P2_0 XMC_GPIO_PORT2, 0 macro
1261 #define P2_0 XMC_GPIO_PORT2, 0 macro
1376 #define P2_0 XMC_GPIO_PORT2, 0 macro
[all …]
Dxmc4_gpio_map.h102 #define P2_0 XMC_GPIO_PORT2, 0 macro
258 #define P2_0 XMC_GPIO_PORT2, 0 macro
376 #define P2_0 XMC_GPIO_PORT2, 0 macro
526 #define P2_0 XMC_GPIO_PORT2, 0 macro
639 #define P2_0 XMC_GPIO_PORT2, 0 macro
762 #define P2_0 XMC_GPIO_PORT2, 0 macro
859 #define P2_0 XMC_GPIO_PORT2, 0 macro
1015 #define P2_0 XMC_GPIO_PORT2, 0 macro
1140 #define P2_0 XMC_GPIO_PORT2, 0 macro
1413 #define P2_0 XMC_GPIO_PORT2, 0 macro
[all …]
/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1B/include/pin_packages/
Dcyhal_cyw20829_40_qfn.h63 P2_0 = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), //!< Port 2 Pin 0 enumerator
Dcyhal_cyw20829_56_qfn.h70 P2_0 = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), //!< Port 2 Pin 0 enumerator
/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1A/include/pin_packages/
Dcyhal_psoc6_03_49_wlcsp.h59 P2_0 = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), //!< Port 2 Pin 0 enumerator
Dcyhal_psoc6_04_68_qfn.h62 P2_0 = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), //!< Port 2 Pin 0 enumerator
Dcyhal_psoc6_04_80_tqfp.h66 P2_0 = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), //!< Port 2 Pin 0 enumerator
Dcyhal_psoc6_03_68_qfn.h62 P2_0 = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), //!< Port 2 Pin 0 enumerator
Dcyhal_psoc6_04_64_tqfp.h62 P2_0 = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), //!< Port 2 Pin 0 enumerator
Dcyhal_psoc6_03_100_tqfp.h62 P2_0 = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), //!< Port 2 Pin 0 enumerator
Dcyhal_psoc6_02_68_qfn.h62 P2_0 = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), //!< Port 2 Pin 0 enumerator
Dcyhal_psoc6_02_100_wlcsp.h67 P2_0 = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), //!< Port 2 Pin 0 enumerator
Dcyhal_psoc6_02_124_bga.h69 P2_0 = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), //!< Port 2 Pin 0 enumerator
/hal_infineon-3.4.0/mtb-hal-cat1/COMPONENT_PSOC6HAL/COMPONENT_CAT1B/source/pin_packages/
Dcyhal_cyw20829_40_qfn.c289 {0u, 0u, P2_0, P2_0_SMIF_SPIHB_SELECT0},

12