Home
last modified time | relevance | path

Searched refs:limit_value (Results 1 – 12 of 12) sorted by relevance

/hal_gigadevice-latest/gd32l23x/standard_peripheral/source/
Dgd32l23x_ctc.c180 void ctc_clock_limit_value_config(uint8_t limit_value) in ctc_clock_limit_value_config() argument
183 CTC_CTL1 |= (uint32_t)((uint32_t)limit_value << CTC_LIMIT_VALUE_OFFSET); in ctc_clock_limit_value_config()
/hal_gigadevice-latest/gd32e50x/standard_peripheral/source/
Dgd32e50x_ctc.c183 void ctc_clock_limit_value_config(uint8_t limit_value) in ctc_clock_limit_value_config() argument
186 CTC_CTL1 |= (uint32_t)((uint32_t)limit_value << CTC_LIMIT_VALUE_OFFSET); in ctc_clock_limit_value_config()
/hal_gigadevice-latest/gd32f403/standard_peripheral/source/
Dgd32f403_ctc.c182 void ctc_clock_limit_value_config(uint8_t limit_value) in ctc_clock_limit_value_config() argument
185 CTC_CTL1 |= (uint32_t)((uint32_t)limit_value << CTC_LIMIT_VALUE_OFFSET); in ctc_clock_limit_value_config()
/hal_gigadevice-latest/gd32f3x0/standard_peripheral/source/
Dgd32f3x0_ctc.c113 void ctc_clock_limit_value_config(uint8_t limit_value) in ctc_clock_limit_value_config() argument
116 CTC_CTL1 |= CTL1_CKLIM(limit_value); in ctc_clock_limit_value_config()
/hal_gigadevice-latest/gd32e10x/standard_peripheral/source/
Dgd32e10x_ctc.c182 void ctc_clock_limit_value_config(uint8_t limit_value) in ctc_clock_limit_value_config() argument
185 CTC_CTL1 |= (uint32_t)((uint32_t)limit_value << CTC_LIMIT_VALUE_OFFSET); in ctc_clock_limit_value_config()
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/source/
Dgd32f4xx_ctc.c197 void ctc_clock_limit_value_config(uint8_t limit_value) in ctc_clock_limit_value_config() argument
200 CTC_CTL1 |= (uint32_t)((uint32_t)limit_value << CTC_LIMIT_VALUE_OFFSET); in ctc_clock_limit_value_config()
/hal_gigadevice-latest/gd32l23x/standard_peripheral/include/
Dgd32l23x_ctc.h157 void ctc_clock_limit_value_config(uint8_t limit_value);
/hal_gigadevice-latest/gd32e50x/standard_peripheral/include/
Dgd32e50x_ctc.h158 void ctc_clock_limit_value_config(uint8_t limit_value);
/hal_gigadevice-latest/gd32f403/standard_peripheral/include/
Dgd32f403_ctc.h159 void ctc_clock_limit_value_config(uint8_t limit_value);
/hal_gigadevice-latest/gd32e10x/standard_peripheral/include/
Dgd32e10x_ctc.h158 void ctc_clock_limit_value_config(uint8_t limit_value);
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/include/
Dgd32f4xx_ctc.h166 void ctc_clock_limit_value_config(uint8_t limit_value);
/hal_gigadevice-latest/gd32f3x0/standard_peripheral/include/
Dgd32f3x0_ctc.h152 void ctc_clock_limit_value_config(uint8_t limit_value);