Home
last modified time | relevance | path

Searched refs:enet_descriptors_struct (Results 1 – 4 of 4) sorted by relevance

/hal_gigadevice-latest/gd32f4xx/standard_peripheral/source/
Dgd32f4xx_enet.c41 enet_descriptors_struct rxdesc_tab[ENET_RXBUF_NUM]; /*!< ENET RxDMA descriptor */
43 enet_descriptors_struct txdesc_tab[ENET_TXBUF_NUM]; /*!< ENET TxDMA descriptor */
51 enet_descriptors_struct rxdesc_tab[ENET_RXBUF_NUM]; /*!< ENET RxDMA descriptor */
53 enet_descriptors_struct txdesc_tab[ENET_TXBUF_NUM]; /*!< ENET TxDMA descriptor */
60 enet_descriptors_struct rxdesc_tab[ENET_RXBUF_NUM] __attribute__((aligned(4))); /*!< ENET…
61 enet_descriptors_struct txdesc_tab[ENET_TXBUF_NUM] __attribute__((aligned(4))); /*!< ENET…
68 enet_descriptors_struct *dma_current_txdesc;
69 enet_descriptors_struct *dma_current_rxdesc;
72 enet_descriptors_struct *dma_current_ptp_txdesc = NULL;
73 enet_descriptors_struct *dma_current_ptp_rxdesc = NULL;
[all …]
/hal_gigadevice-latest/gd32e50x/standard_peripheral/source/
Dgd32e50x_enet.c44 enet_descriptors_struct rxdesc_tab[ENET_RXBUF_NUM]; /*!< ENET RxDMA descriptor */
46 enet_descriptors_struct txdesc_tab[ENET_TXBUF_NUM]; /*!< ENET TxDMA descriptor */
54 enet_descriptors_struct rxdesc_tab[ENET_RXBUF_NUM]; /*!< ENET RxDMA descriptor */
56 enet_descriptors_struct txdesc_tab[ENET_TXBUF_NUM]; /*!< ENET TxDMA descriptor */
63 enet_descriptors_struct rxdesc_tab[ENET_RXBUF_NUM] __attribute__ ((aligned (4))); /*!< ENET…
64 enet_descriptors_struct txdesc_tab[ENET_TXBUF_NUM] __attribute__ ((aligned (4))); /*!< ENET…
71 enet_descriptors_struct *dma_current_txdesc;
72 enet_descriptors_struct *dma_current_rxdesc;
75 enet_descriptors_struct *dma_current_ptp_txdesc = NULL;
76 enet_descriptors_struct *dma_current_ptp_rxdesc = NULL;
[all …]
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/include/
Dgd32f4xx_enet.h1006 } enet_descriptors_struct; typedef
1487 void enet_transmit_checksum_config(enet_descriptors_struct *desc, uint32_t checksum);
1572 uint32_t enet_desc_information_get(enet_descriptors_struct *desc, enet_descstate_enum info_get);
1578 FlagStatus enet_desc_flag_get(enet_descriptors_struct *desc, uint32_t desc_flag);
1580 void enet_desc_flag_set(enet_descriptors_struct *desc, uint32_t desc_flag);
1582 void enet_desc_flag_clear(enet_descriptors_struct *desc, uint32_t desc_flag);
1584 void enet_rx_desc_immediate_receive_complete_interrupt(enet_descriptors_struct *desc);
1586 void enet_rx_desc_delay_receive_complete_interrupt(enet_descriptors_struct *desc, uint32_t delay_ti…
1598 uint32_t enet_rx_desc_enhanced_status_get(enet_descriptors_struct *desc, uint32_t desc_status);
1619 …_normal_descriptors_chain_init(enet_dmadirection_enum direction, enet_descriptors_struct *desc_ptp…
[all …]
/hal_gigadevice-latest/gd32e50x/standard_peripheral/include/
Dgd32e50x_enet.h982 } enet_descriptors_struct; typedef
1488 ErrStatus enet_transmit_checksum_config(enet_descriptors_struct *desc, uint32_t checksum);
1573 uint32_t enet_desc_information_get(enet_descriptors_struct *desc, enet_descstate_enum info_get);
1579 FlagStatus enet_desc_flag_get(enet_descriptors_struct *desc, uint32_t desc_flag);
1581 void enet_desc_flag_set(enet_descriptors_struct *desc, uint32_t desc_flag);
1583 void enet_desc_flag_clear(enet_descriptors_struct *desc, uint32_t desc_flag);
1585 void enet_rx_desc_immediate_receive_complete_interrupt(enet_descriptors_struct *desc);
1587 void enet_rx_desc_delay_receive_complete_interrupt(enet_descriptors_struct *desc, uint32_t delay_ti…
1599 uint32_t enet_rx_desc_enhanced_status_get(enet_descriptors_struct *desc, uint32_t desc_status);
1620 …_normal_descriptors_chain_init(enet_dmadirection_enum direction, enet_descriptors_struct *desc_ptp…
[all …]