Home
last modified time | relevance | path

Searched refs:control_buffer_size (Results 1 – 4 of 4) sorted by relevance

/hal_gigadevice-latest/gd32f4xx/standard_peripheral/source/
Dgd32f4xx_enet.c781 desc->control_buffer_size = desc_bufsize; in enet_descriptors_chain_init()
855 desc->control_buffer_size = desc_bufsize; in enet_descriptors_ring_init()
865 desc->control_buffer_size |= ENET_RDES1_RERM; in enet_descriptors_ring_init()
931 if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) { in enet_frame_receive()
935 if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) { in enet_frame_receive()
979 dma_current_txdesc->control_buffer_size = length; in enet_frame_transmit()
2016 reval = GET_RDES1_RB1S(desc->control_buffer_size); in enet_desc_information_get()
2019 reval = GET_RDES1_RB2S(desc->control_buffer_size); in enet_desc_information_get()
2187 desc->control_buffer_size &= ~ENET_RDES1_DINTC; in enet_rx_desc_immediate_receive_complete_interrupt()
2199 desc->control_buffer_size |= ENET_RDES1_DINTC; in enet_rx_desc_delay_receive_complete_interrupt()
[all …]
/hal_gigadevice-latest/gd32e50x/standard_peripheral/source/
Dgd32e50x_enet.c779 desc->control_buffer_size = desc_bufsize; in enet_descriptors_chain_init()
853 desc->control_buffer_size = desc_bufsize; in enet_descriptors_ring_init()
863 desc->control_buffer_size |= ENET_RDES1_RERM; in enet_descriptors_ring_init()
928 if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)){ in enet_frame_receive()
932 if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)){ in enet_frame_receive()
976 dma_current_txdesc->control_buffer_size = length; in enet_frame_transmit()
2025 reval = GET_RDES1_RB1S(desc->control_buffer_size); in enet_desc_information_get()
2028 reval = GET_RDES1_RB2S(desc->control_buffer_size); in enet_desc_information_get()
2196 desc->control_buffer_size &= ~ENET_RDES1_DINTC; in enet_rx_desc_immediate_receive_complete_interrupt()
2208 desc->control_buffer_size |= ENET_RDES1_DINTC; in enet_rx_desc_delay_receive_complete_interrupt()
[all …]
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/include/
Dgd32f4xx_enet.h995 …uint32_t control_buffer_size; /*!< control and b… member
/hal_gigadevice-latest/gd32e50x/standard_peripheral/include/
Dgd32e50x_enet.h971 …uint32_t control_buffer_size; /*!< control and b… member