Home
last modified time | relevance | path

Searched refs:clock_polarity_phase (Results 1 – 16 of 16) sorted by relevance

/hal_gigadevice-latest/gd32l23x/standard_peripheral/source/
Dgd32l23x_spi.c98 spi_struct->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE; in spi_struct_para_init()
149 reg1 |= spi_struct->clock_polarity_phase; in spi_init()
173 reg2 |= spi_struct->clock_polarity_phase; in spi_init()
/hal_gigadevice-latest/gd32vf103/standard_peripheral/source/
Dgd32vf103_spi.c95 spi_struct->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE; in spi_struct_para_init()
133 reg |= spi_struct->clock_polarity_phase; in spi_init()
/hal_gigadevice-latest/gd32f3x0/standard_peripheral/source/
Dgd32f3x0_spi.c81 spi_struct->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE; in spi_struct_para_init()
119 reg |= spi_struct->clock_polarity_phase; in spi_init()
/hal_gigadevice-latest/gd32a50x/standard_peripheral/source/
Dgd32a50x_spi.c90 spi_struct->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE; in spi_struct_para_init()
129 reg |= spi_struct->clock_polarity_phase; in spi_init()
/hal_gigadevice-latest/gd32f403/standard_peripheral/source/
Dgd32f403_spi.c96 spi_struct->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE; in spi_struct_para_init()
135 reg |= spi_struct->clock_polarity_phase; in spi_init()
/hal_gigadevice-latest/gd32e50x/standard_peripheral/source/
Dgd32e50x_spi.c95 spi_struct->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE; in spi_struct_para_init()
134 reg |= spi_struct->clock_polarity_phase; in spi_init()
/hal_gigadevice-latest/gd32e10x/standard_peripheral/source/
Dgd32e10x_spi.c102 spi_struct->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE; in spi_struct_para_init()
140 reg |= spi_struct->clock_polarity_phase; in spi_init()
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/source/
Dgd32f4xx_spi.c107 spi_struct->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE; in spi_struct_para_init()
145 reg |= spi_struct->clock_polarity_phase; in spi_init()
/hal_gigadevice-latest/gd32vf103/standard_peripheral/include/
Dgd32vf103_spi.h131 …uint32_t clock_polarity_phase; /*!< SPI clock phase a… member
/hal_gigadevice-latest/gd32f403/standard_peripheral/include/
Dgd32f403_spi.h138 …uint32_t clock_polarity_phase; /*!< SPI clock phase a… member
/hal_gigadevice-latest/gd32f3x0/standard_peripheral/include/
Dgd32f3x0_spi.h137 …uint32_t clock_polarity_phase; /*!< SPI clock phase a… member
/hal_gigadevice-latest/gd32e10x/standard_peripheral/include/
Dgd32e10x_spi.h141 …uint32_t clock_polarity_phase; /*!< SPI clock phase a… member
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/include/
Dgd32f4xx_spi.h156 …uint32_t clock_polarity_phase; /*!< SPI clock phase a… member
/hal_gigadevice-latest/gd32e50x/standard_peripheral/include/
Dgd32e50x_spi.h153 …uint32_t clock_polarity_phase; /*!< SPI clock phase a… member
/hal_gigadevice-latest/gd32a50x/standard_peripheral/include/
Dgd32a50x_spi.h146 …uint32_t clock_polarity_phase; /*!< SPI clock phase a… member
/hal_gigadevice-latest/gd32l23x/standard_peripheral/include/
Dgd32l23x_spi.h139 …uint32_t clock_polarity_phase; /*!< SPI clock phase a… member