Home
last modified time | relevance | path

Searched refs:RCU_CFG1_PREDV0 (Results 1 – 12 of 12) sorted by relevance

/hal_gigadevice-latest/gd32vf103/riscv/source/
Dsystem_gd32vf103.c231 predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U; in SystemCoreClockUpdate()
348 RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_24m_hxtal()
358 RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV0); in system_clock_24m_hxtal()
419 RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_36m_hxtal()
429 RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV0); in system_clock_36m_hxtal()
491 RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_48m_hxtal()
501 RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV0); in system_clock_48m_hxtal()
565 RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_56m_hxtal()
575 RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV0); in system_clock_56m_hxtal()
638 RCU_CFG1 &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_72m_hxtal()
[all …]
/hal_gigadevice-latest/gd32e50x/cmsis/gd/gd32e50x/source/
Dsystem_gd32e50x.c595 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_72m_hxtal()
610 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_72m_hxtal()
699 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_120m_hxtal()
714 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_120m_hxtal()
804 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_168m_hxtal()
819 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_168m_hxtal()
909 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_180m_hxtal()
924 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_180m_hxtal()
1022 predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U; in SystemCoreClockUpdate()
/hal_gigadevice-latest/gd32f403/cmsis/gd/gd32f403/source/
Dsystem_gd32f403.c625 RCU_CFG0 &= ~RCU_CFG1_PREDV0; in system_clock_168m_irc48m()
742 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_48m_hxtal()
819 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_72m_hxtal()
897 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_108m_hxtal()
975 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_120m_hxtal()
1053 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_168m_hxtal()
1137 predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U; in SystemCoreClockUpdate()
/hal_gigadevice-latest/gd32e10x/cmsis/gd/gd32e10x/source/
Dsystem_gd32e10x.c540 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_48m_hxtal()
611 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_72m_hxtal()
683 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_108m_hxtal()
754 …= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU_CFG1_PREDV0); in system_clock_120m_hxtal()
836 predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U; in SystemCoreClockUpdate()
/hal_gigadevice-latest/gd32vf103/standard_peripheral/source/
Dgd32vf103_rcu.c68 RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF | in rcu_deinit()
403 reg &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV0); in rcu_predv0_config()
1046 predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U; in rcu_clock_freq_get()
/hal_gigadevice-latest/gd32e50x/standard_peripheral/source/
Dgd32e50x_rcu.c108 RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF | in rcu_deinit()
117 RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF | in rcu_deinit()
536 reg &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV0); in rcu_predv0_config()
1498 predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U; in rcu_clock_freq_get()
/hal_gigadevice-latest/gd32f403/standard_peripheral/source/
Dgd32f403_rcu.c85 RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF | in rcu_deinit()
449 reg &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV0); in rcu_predv0_config()
1186 predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U; in rcu_clock_freq_get()
/hal_gigadevice-latest/gd32e10x/standard_peripheral/source/
Dgd32e10x_rcu.c93 RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF | in rcu_deinit()
452 reg &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV0); in rcu_predv0_config()
1189 predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U; in rcu_clock_freq_get()
/hal_gigadevice-latest/gd32vf103/standard_peripheral/include/
Dgd32vf103_rcu.h221 #define RCU_CFG1_PREDV0 BITS(0,3) /*!< PREDV0 division factor */ macro
/hal_gigadevice-latest/gd32e10x/standard_peripheral/include/
Dgd32e10x_rcu.h237 #define RCU_CFG1_PREDV0 BITS(0,3) /*!< PREDV0 division factor */ macro
/hal_gigadevice-latest/gd32f403/standard_peripheral/include/
Dgd32f403_rcu.h243 #define RCU_CFG1_PREDV0 BITS(0,3) /*!< PREDV0 division factor */ macro
/hal_gigadevice-latest/gd32e50x/standard_peripheral/include/
Dgd32e50x_rcu.h417 #define RCU_CFG1_PREDV0 BITS(0,3) /*!< PREDV0 division factor */ macro