Home
last modified time | relevance | path

Searched refs:RCU_CFG1_I2S2SEL (Results 1 – 8 of 8) sorted by relevance

/hal_gigadevice-latest/gd32e50x/standard_peripheral/source/
Dgd32e50x_rcu.c109 …RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_SHRTIMERSEL | RCU_CFG1_PLL2MF_… in rcu_deinit()
118 … RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_PLL2MF_5 | RCU_CFG1_ADCPSC_3 | in rcu_deinit()
885 reg &= ~RCU_CFG1_I2S2SEL; in rcu_i2s2_clock_config()
/hal_gigadevice-latest/gd32vf103/standard_peripheral/source/
Dgd32vf103_rcu.c69 RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL); in rcu_deinit()
580 reg &= ~RCU_CFG1_I2S2SEL; in rcu_i2s2_clock_config()
/hal_gigadevice-latest/gd32f403/standard_peripheral/source/
Dgd32f403_rcu.c86 RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_ADCPSC_3 | in rcu_deinit()
646 reg &= ~RCU_CFG1_I2S2SEL; in rcu_i2s2_clock_config()
/hal_gigadevice-latest/gd32e10x/standard_peripheral/source/
Dgd32e10x_rcu.c94 RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_ADCPSC_3 | in rcu_deinit()
649 reg &= ~RCU_CFG1_I2S2SEL; in rcu_i2s2_clock_config()
/hal_gigadevice-latest/gd32vf103/standard_peripheral/include/
Dgd32vf103_rcu.h227 #define RCU_CFG1_I2S2SEL BIT(18) /*!< I2S2 clock source selection … macro
614 #define RCU_I2S2SRC_CKPLL2_MUL2 RCU_CFG1_I2S2SEL /*!< (CK_PLL2 x 2) sele…
/hal_gigadevice-latest/gd32e10x/standard_peripheral/include/
Dgd32e10x_rcu.h243 #define RCU_CFG1_I2S2SEL BIT(18) /*!< I2S2 clock source selection … macro
704 #define RCU_I2S2SRC_CKPLL2_MUL2 RCU_CFG1_I2S2SEL /*!< (CK_PLL2 x 2) sele…
/hal_gigadevice-latest/gd32f403/standard_peripheral/include/
Dgd32f403_rcu.h249 #define RCU_CFG1_I2S2SEL BIT(18) /*!< I2S2 clock source selection … macro
762 #define RCU_I2S2SRC_CKPLL2_MUL2 RCU_CFG1_I2S2SEL /*!< (CK_PLL2 x 2) sele…
/hal_gigadevice-latest/gd32e50x/standard_peripheral/include/
Dgd32e50x_rcu.h424 #define RCU_CFG1_I2S2SEL BIT(18) /*!< I2S2 clock source selection … macro
1127 #define RCU_I2S2SRC_CKPLL2_MUL2 RCU_CFG1_I2S2SEL /*!< (CK_PLL2 x 2) sele…