Home
last modified time | relevance | path

Searched refs:RCU_CFG1_ADCPSC_3 (Results 1 – 6 of 6) sorted by relevance

/hal_gigadevice-latest/gd32e50x/standard_peripheral/source/
Dgd32e50x_rcu.c100 RCU_CFG1 &= ~(RCU_CFG1_ADCPSC_3 | RCU_CFG1_PLLPRESEL); in rcu_deinit()
109 …CU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_SHRTIMERSEL | RCU_CFG1_PLL2MF_5 | RCU_CFG1_ADCPSC_3 | in rcu_deinit()
118 … RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_PLL2MF_5 | RCU_CFG1_ADCPSC_3 | in rcu_deinit()
682 reg1 &= ~RCU_CFG1_ADCPSC_3; in rcu_adc_clock_config()
705 reg1 |= RCU_CFG1_ADCPSC_3; in rcu_adc_clock_config()
/hal_gigadevice-latest/gd32f403/standard_peripheral/source/
Dgd32f403_rcu.c86 RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_ADCPSC_3 | in rcu_deinit()
530 reg1 &= ~RCU_CFG1_ADCPSC_3; in rcu_adc_clock_config()
553 reg1 |= RCU_CFG1_ADCPSC_3; in rcu_adc_clock_config()
/hal_gigadevice-latest/gd32e10x/standard_peripheral/source/
Dgd32e10x_rcu.c94 RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_ADCPSC_3 | in rcu_deinit()
533 reg1 &= ~RCU_CFG1_ADCPSC_3; in rcu_adc_clock_config()
556 reg1 |= RCU_CFG1_ADCPSC_3; in rcu_adc_clock_config()
/hal_gigadevice-latest/gd32e10x/standard_peripheral/include/
Dgd32e10x_rcu.h244 #define RCU_CFG1_ADCPSC_3 BIT(29) /*!< bit 4 of ADCPSC */ macro
/hal_gigadevice-latest/gd32f403/standard_peripheral/include/
Dgd32f403_rcu.h250 #define RCU_CFG1_ADCPSC_3 BIT(29) /*!< bit 4 of ADCPSC */ macro
/hal_gigadevice-latest/gd32e50x/standard_peripheral/include/
Dgd32e50x_rcu.h431 #define RCU_CFG1_ADCPSC_3 BIT(29) /*!< bit 4 of ADCPSC */ macro