Home
last modified time | relevance | path

Searched refs:RCU_CFG0_ADCPSC_2 (Results 1 – 9 of 9) sorted by relevance

/hal_gigadevice-latest/gd32e50x/standard_peripheral/source/
Dgd32e50x_rcu.c86 …RCU_CFG0_USBDPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_PLLMF_4 | RCU_CFG0_ADCPSC_2 | RCU_CFG0_PLLMF_5 | … in rcu_deinit()
90 …RCU_CFG0_USBHSPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_ADCPSC_2 | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5 |… in rcu_deinit()
94 …RCU_CFG0_USBDPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_ADCPSC_2 | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5 | … in rcu_deinit()
680 reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC); in rcu_adc_clock_config()
696 reg0 |= ((adc_psc << RCU_ADC_PSC_OFFSET) | RCU_CFG0_ADCPSC_2); in rcu_adc_clock_config()
/hal_gigadevice-latest/gd32vf103/standard_peripheral/source/
Dgd32vf103_rcu.c65 RCU_CFG0_USBFSPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_ADCPSC_2 | RCU_CFG0_PLLMF_4); in rcu_deinit()
478 reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC); in rcu_adc_clock_config()
492 reg0 |= (adc_psc << 14 | RCU_CFG0_ADCPSC_2); in rcu_adc_clock_config()
/hal_gigadevice-latest/gd32f403/standard_peripheral/source/
Dgd32f403_rcu.c76 …RCU_CFG0_USBFSPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_ADCPSC_2 | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5 |… in rcu_deinit()
528 reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC); in rcu_adc_clock_config()
544 reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET | RCU_CFG0_ADCPSC_2); in rcu_adc_clock_config()
/hal_gigadevice-latest/gd32e10x/standard_peripheral/source/
Dgd32e10x_rcu.c81 RCU_CFG0_ADCPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_ADCPSC_2); in rcu_deinit()
531 reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC); in rcu_adc_clock_config()
547 reg0 |= ((adc_psc << RCU_ADC_PSC_OFFSET) | RCU_CFG0_ADCPSC_2); in rcu_adc_clock_config()
/hal_gigadevice-latest/gd32e50x/standard_peripheral/include/
Dgd32e50x_rcu.h154 #define RCU_CFG0_ADCPSC_2 BIT(28) /*!< bit 2 of ADCPSC */ macro
169 #define RCU_CFG0_ADCPSC_2 BIT(28) /*!< bit 2 of ADCPSC */ macro
185 #define RCU_CFG0_ADCPSC_2 BIT(28) /*!< bit 2 of ADCPSC */ macro
/hal_gigadevice-latest/gd32vf103/riscv/source/
Dsystem_gd32vf103.c158 RCU_CFG0_ADCPSC | RCU_CFG0_ADCPSC_2 | RCU_CFG0_CKOUT0SEL); in SystemInit()
/hal_gigadevice-latest/gd32vf103/standard_peripheral/include/
Dgd32vf103_rcu.h90 #define RCU_CFG0_ADCPSC_2 BIT(28) /*!< bit 2 of ADCPSC */ macro
/hal_gigadevice-latest/gd32e10x/standard_peripheral/include/
Dgd32e10x_rcu.h94 #define RCU_CFG0_ADCPSC_2 BIT(28) /*!< bit 2 of ADCPSC */ macro
/hal_gigadevice-latest/gd32f403/standard_peripheral/include/
Dgd32f403_rcu.h93 #define RCU_CFG0_ADCPSC_2 BIT(28) /*!< bit 2 of ADCPSC */ macro