Home
last modified time | relevance | path

Searched refs:RCU_CAN0RST (Results 1 – 10 of 10) sorted by relevance

/hal_gigadevice-latest/gd32e50x/standard_peripheral/source/
Dgd32e50x_can.c113 rcu_periph_reset_enable(RCU_CAN0RST); in can_deinit()
114 rcu_periph_reset_disable(RCU_CAN0RST); in can_deinit()
130 rcu_periph_reset_enable(RCU_CAN0RST); in can_deinit()
131 rcu_periph_reset_disable(RCU_CAN0RST); in can_deinit()
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/source/
Dgd32f4xx_can.c55 rcu_periph_reset_enable(RCU_CAN0RST); in can_deinit()
56 rcu_periph_reset_disable(RCU_CAN0RST); in can_deinit()
/hal_gigadevice-latest/gd32vf103/standard_peripheral/source/
Dgd32vf103_can.c53 rcu_periph_reset_enable(RCU_CAN0RST); in can_deinit()
54 rcu_periph_reset_disable(RCU_CAN0RST); in can_deinit()
/hal_gigadevice-latest/gd32f403/standard_peripheral/source/
Dgd32f403_can.c53 rcu_periph_reset_enable(RCU_CAN0RST); in can_deinit()
54 rcu_periph_reset_disable(RCU_CAN0RST); in can_deinit()
/hal_gigadevice-latest/gd32a50x/standard_peripheral/source/
Dgd32a50x_can.c59 rcu_periph_reset_enable(RCU_CAN0RST); in can_deinit()
60 rcu_periph_reset_disable(RCU_CAN0RST); in can_deinit()
/hal_gigadevice-latest/gd32vf103/standard_peripheral/include/
Dgd32vf103_rcu.h332 RCU_CAN0RST = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 25U), /*!< CAN0 clock reset */ enumerator
/hal_gigadevice-latest/gd32a50x/standard_peripheral/include/
Dgd32a50x_rcu.h349RCU_CAN0RST = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 30U), /*!< CAN0 clock reset */ enumerator
/hal_gigadevice-latest/gd32f403/standard_peripheral/include/
Dgd32f403_rcu.h396 RCU_CAN0RST = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 25U), /*!< CAN0 clock reset */ enumerator
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/include/
Dgd32f4xx_rcu.h702 RCU_CAN0RST = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 25U), /*!< CAN0 clock reset */ enumerator
/hal_gigadevice-latest/gd32e50x/standard_peripheral/include/
Dgd32e50x_rcu.h668 RCU_CAN0RST = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 25U), /*!< CAN0 clock reset */ enumerator