Home
last modified time | relevance | path

Searched refs:GPIO_BASE (Results 1 – 16 of 16) sorted by relevance

/hal_gigadevice-latest/gd32f4xx/standard_peripheral/include/
Dgd32f4xx_gpio.h44 #define GPIOA (GPIO_BASE + 0x00000000U)
45 #define GPIOB (GPIO_BASE + 0x00000400U)
46 #define GPIOC (GPIO_BASE + 0x00000800U)
47 #define GPIOD (GPIO_BASE + 0x00000C00U)
48 #define GPIOE (GPIO_BASE + 0x00001000U)
49 #define GPIOF (GPIO_BASE + 0x00001400U)
50 #define GPIOG (GPIO_BASE + 0x00001800U)
51 #define GPIOH (GPIO_BASE + 0x00001C00U)
52 #define GPIOI (GPIO_BASE + 0x00002000U)
/hal_gigadevice-latest/gd32f403/standard_peripheral/include/
Dgd32f403_gpio.h43 #define GPIOA (GPIO_BASE + 0x00000000U)
44 #define GPIOB (GPIO_BASE + 0x00000400U)
45 #define GPIOC (GPIO_BASE + 0x00000800U)
46 #define GPIOD (GPIO_BASE + 0x00000C00U)
47 #define GPIOE (GPIO_BASE + 0x00001000U)
48 #define GPIOF (GPIO_BASE + 0x00001400U)
49 #define GPIOG (GPIO_BASE + 0x00001800U)
/hal_gigadevice-latest/gd32a50x/standard_peripheral/include/
Dgd32a50x_gpio.h41 #define GPIOA (GPIO_BASE + 0x00000000U) /*!< GPIOA bsae address */
42 #define GPIOB (GPIO_BASE + 0x00000400U) /*!< GPIOB bsae address */
43 #define GPIOC (GPIO_BASE + 0x00000800U) /*!< GPIOC bsae address */
44 #define GPIOD (GPIO_BASE + 0x00000C00U) /*!< GPIOD bsae address */
45 #define GPIOE (GPIO_BASE + 0x00001000U) /*!< GPIOE bsae address */
46 #define GPIOF (GPIO_BASE + 0x00001400U) /*!< GPIOF bsae address */
/hal_gigadevice-latest/gd32l23x/standard_peripheral/include/
Dgd32l23x_gpio.h41 #define GPIOA (GPIO_BASE + 0x00000000U) /*!< GPIOA base address */
42 #define GPIOB (GPIO_BASE + 0x00000400U) /*!< GPIOB base address */
43 #define GPIOC (GPIO_BASE + 0x00000800U) /*!< GPIOC base address */
44 #define GPIOD (GPIO_BASE + 0x00000C00U) /*!< GPIOD base address */
45 #define GPIOF (GPIO_BASE + 0x00001400U) /*!< GPIOF base address */
/hal_gigadevice-latest/gd32vf103/standard_peripheral/include/
Dgd32vf103_gpio.h42 #define GPIOA (GPIO_BASE + 0x00000000U)
43 #define GPIOB (GPIO_BASE + 0x00000400U)
44 #define GPIOC (GPIO_BASE + 0x00000800U)
45 #define GPIOD (GPIO_BASE + 0x00000C00U)
46 #define GPIOE (GPIO_BASE + 0x00001000U)
/hal_gigadevice-latest/gd32f3x0/standard_peripheral/include/
Dgd32f3x0_gpio.h43 #define GPIOA (GPIO_BASE + 0x00000000U)
44 #define GPIOB (GPIO_BASE + 0x00000400U)
45 #define GPIOC (GPIO_BASE + 0x00000800U)
46 #define GPIOD (GPIO_BASE + 0x00000C00U)
47 #define GPIOF (GPIO_BASE + 0x00001400U)
/hal_gigadevice-latest/gd32e10x/standard_peripheral/include/
Dgd32e10x_gpio.h44 #define GPIOA (GPIO_BASE + 0x00000000U)
45 #define GPIOB (GPIO_BASE + 0x00000400U)
46 #define GPIOC (GPIO_BASE + 0x00000800U)
47 #define GPIOD (GPIO_BASE + 0x00000C00U)
48 #define GPIOE (GPIO_BASE + 0x00001000U)
/hal_gigadevice-latest/gd32e50x/standard_peripheral/include/
Dgd32e50x_gpio.h43 #define GPIOA (GPIO_BASE + 0x00000000U) /*!< GPIOA bsae address */
44 #define GPIOB (GPIO_BASE + 0x00000400U) /*!< GPIOB bsae address */
45 #define GPIOC (GPIO_BASE + 0x00000800U) /*!< GPIOC bsae address */
46 #define GPIOD (GPIO_BASE + 0x00000C00U) /*!< GPIOD bsae address */
47 #define GPIOE (GPIO_BASE + 0x00001000U) /*!< GPIOE bsae address */
48 #define GPIOF (GPIO_BASE + 0x00001400U) /*!< GPIOF bsae address */
49 #define GPIOG (GPIO_BASE + 0x00001800U) /*!< GPIOG bsae address */
/hal_gigadevice-latest/gd32vf103/riscv/include/
Dgd32vf103.h222 #define GPIO_BASE (APB2_BUS_BASE + 0x00000800U) /*!< GPIO base address … macro
/hal_gigadevice-latest/gd32f3x0/cmsis/gd/gd32f3x0/include/
Dgd32f3x0.h228 #define GPIO_BASE (AHB2_BUS_BASE + 0x00000000U) /*!< GPIO base address … macro
/hal_gigadevice-latest/gd32f403/cmsis/gd/gd32f403/include/
Dgd32f403.h226 #define GPIO_BASE (APB2_BUS_BASE + 0x00000800U) /*!< GPIO base address … macro
/hal_gigadevice-latest/gd32e10x/cmsis/gd/gd32e10x/include/
Dgd32e10x.h235 #define GPIO_BASE (APB2_BUS_BASE + 0x00000800U) /*!< GPIO base address … macro
/hal_gigadevice-latest/gd32l23x/cmsis/gd/gd32l23x/include/
Dgd32l23x.h231 #define GPIO_BASE (AHB2_BUS_BASE + 0x00000000U) /*!< GPIO base address */ macro
/hal_gigadevice-latest/gd32a50x/cmsis/gd/gd32a50x/include/
Dgd32a50x.h238 #define GPIO_BASE (AHB2_BUS_BASE + 0x00000000U) /*!< GPIO base address */ macro
/hal_gigadevice-latest/gd32f4xx/cmsis/gd/gd32f4xx/include/
Dgd32f4xx.h341 #define GPIO_BASE (AHB1_BUS_BASE + 0x00000000U) /*!< GPIO base address … macro
/hal_gigadevice-latest/gd32e50x/cmsis/gd/gd32e50x/include/
Dgd32e50x.h509 #define GPIO_BASE (APB2_BUS_BASE + 0x00000800U) /*!< GPIO base address */ macro