Home
last modified time | relevance | path

Searched refs:RCU_CTL_PLL2EN (Results 1 – 12 of 12) sorted by relevance

/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32vf103/riscv/source/
Dsystem_gd32vf103.c173 RCU_CTL &= ~(RCU_CTL_PLLEN | RCU_CTL_PLL1EN | RCU_CTL_PLL2EN | RCU_CTL_CKMEN | RCU_CTL_HXTALEN); in SystemInit()
795 RCU_CTL |= RCU_CTL_PLL2EN; in system_clock_108m_hxtal()
810 RCU_CTL |= RCU_CTL_PLL2EN; in system_clock_108m_hxtal()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32vf103/standard_peripheral/source/
Dgd32vf103_rcu.c61 RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN); in rcu_deinit()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32e10x/cmsis/gd/gd32e10x/source/
Dsystem_gd32e10x.c134 RCU_CTL &= ~(RCU_CTL_PLLEN |RCU_CTL_PLL1EN | RCU_CTL_PLL2EN | RCU_CTL_CKMEN | RCU_CTL_HXTALEN); in SystemInit()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32e10x/standard_peripheral/source/
Dgd32e10x_rcu.c89 RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN); in rcu_deinit()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f403/standard_peripheral/source/
Dgd32f403_rcu.c79 RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN | RCU_CTL_HXTALBPS); in rcu_deinit()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32e50x/standard_peripheral/source/
Dgd32e50x_rcu.c80 RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN); in rcu_deinit()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32e50x/cmsis/gd/gd32e50x/source/
Dsystem_gd32e50x.c126 RCU_CTL &= ~(RCU_CTL_PLLEN |RCU_CTL_PLL1EN | RCU_CTL_PLL2EN | RCU_CTL_CKMEN | RCU_CTL_HXTALEN); in SystemInit()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f403/cmsis/gd/gd32f403/source/
Dsystem_gd32f403.c141 RCU_CTL &= ~(RCU_CTL_PLLEN |RCU_CTL_PLL1EN | RCU_CTL_PLL2EN | RCU_CTL_CKMEN | RCU_CTL_HXTALEN); in SystemInit()
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32vf103/standard_peripheral/include/
Dgd32vf103_rcu.h75 #define RCU_CTL_PLL2EN BIT(28) /*!< PLL2 enable */ macro
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32e10x/standard_peripheral/include/
Dgd32e10x_rcu.h79 #define RCU_CTL_PLL2EN BIT(28) /*!< PLL2 enable */ macro
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32f403/standard_peripheral/include/
Dgd32f403_rcu.h78 #define RCU_CTL_PLL2EN BIT(28) /*!< PLL2 enable */ macro
/hal_gigadevice-3.7.0-3.6.0-3.5.0-3.4.0/gd32e50x/standard_peripheral/include/
Dgd32e50x_rcu.h136 #define RCU_CTL_PLL2EN BIT(28) /*!< PLL2 enable */ macro